Home
last modified time | relevance | path

Searched full:stm32f4 (Results 1 – 25 of 63) sorted by relevance

123

/openbmc/u-boot/drivers/serial/
H A Dserial_stm32.c22 bool stm32f4 = uart_info->stm32f4; in _stm32_serial_setbrg() local
29 setbits_le32(base + CR1_OFFSET(stm32f4), USART_CR1_OVER8); in _stm32_serial_setbrg()
32 clrbits_le32(base + CR1_OFFSET(stm32f4), USART_CR1_OVER8); in _stm32_serial_setbrg()
38 writel(mantissa | fraction, base + BRR_OFFSET(stm32f4)); in _stm32_serial_setbrg()
54 bool stm32f4 = plat->uart_info->stm32f4; in stm32_serial_setconfig() local
56 u32 cr1 = plat->base + CR1_OFFSET(stm32f4); in stm32_serial_setconfig()
65 * (STM32F4 serial IP didn't support parity setting) in stm32_serial_setconfig()
67 if (bits != SERIAL_8_BITS || stop != SERIAL_ONE_STOP || stm32f4) in stm32_serial_setconfig()
102 bool stm32f4 = plat->uart_info->stm32f4; in stm32_serial_getc() local
104 u32 isr = readl(base + ISR_OFFSET(stm32f4)); in stm32_serial_getc()
[all …]
H A Dserial_stm32.h18 * STM32F4 has one Data Register (DR) for received or transmitted
27 bool stm32f4; /* true for STM32F4, false otherwise */ member
32 .stm32f4 = true,
39 .stm32f4 = false,
45 .stm32f4 = false,
/openbmc/u-boot/doc/device-tree-bindings/adc/
H A Dst,stm32-adc.txt25 "st,stm32f4-adc-core"
29 - interrupts: One or more interrupts for ADC block. Some parts like stm32f4
34 It's required on stm32f4.
37 It's not present on stm32f4.
57 "st,stm32f4-adc"
62 stm32f4, that has per instance clock input for registers access.
67 It can have up to 16 channels on stm32f4 or 20 channels on stm32h7, numbered
87 * can be 6, 8, 10 or 12 on stm32f4
98 compatible = "st,stm32f4-adc-core";
113 compatible = "st,stm32f4-adc";
/openbmc/linux/Documentation/devicetree/bindings/iio/adc/
H A Dst,stm32-adc.yaml27 - st,stm32f4-adc-core
38 - stm32f4 and stm32h7 share a common ADC interrupt line.
51 It's required on stm32f4.
54 It's not present on stm32f4.
101 const: st,stm32f4-adc-core
237 - st,stm32f4-adc
247 - 0x200: ADC3 (stm32f4 only)
264 - 2 for adc@200 (stm32f4 only)
270 stm32f4, that has per instance clock input for registers access.
283 - can be 6, 8, 10 or 12 on stm32f4 and stm32mp13
[all …]
/openbmc/linux/arch/arm/boot/dts/st/
H A Dstm32f429.dtsi50 #include <dt-bindings/mfd/stm32f4-rcc.h>
84 compatible = "st,stm32f4-otp";
289 compatible = "st,stm32f4-spi";
299 compatible = "st,stm32f4-spi";
342 compatible = "st,stm32f4-i2c";
354 compatible = "st,stm32f4-i2c";
366 compatible = "st,stm32f4-bxcan";
378 compatible = "st,stm32f4-gcan", "syscon";
384 compatible = "st,stm32f4-bxcan";
396 compatible = "st,stm32f4-dac-core";
[all …]
H A Dstm32f746.dtsi261 compatible = "st,stm32f4-bxcan";
272 compatible = "st,stm32f4-gcan", "syscon";
358 compatible = "st,stm32f4-bxcan";
370 compatible = "st,stm32f4-gcan", "syscon";
376 compatible = "st,stm32f4-bxcan";
/openbmc/u-boot/arch/arm/mach-stm32/
H A DKconfig3 config STM32F4 config
4 bool "stm32f4 family"
75 source "arch/arm/mach-stm32/stm32f4/Kconfig"
/openbmc/linux/Documentation/devicetree/bindings/i2c/
H A Dst,stm32-i2c.yaml38 - st,stm32f4-i2c
47 - st,stm32f4-i2c
115 //Example 1 (with st,stm32f4-i2c compatible)
117 compatible = "st,stm32f4-i2c";
/openbmc/linux/Documentation/devicetree/bindings/net/can/
H A Dst,stm32-bxcan.yaml20 - st,stm32f4-bxcan
85 #include <dt-bindings/mfd/stm32f4-rcc.h>
88 compatible = "st,stm32f4-bxcan";
/openbmc/qemu/docs/system/arm/
H A Dstm32.rst19 The STM32F4 series is based on ARM Cortex-M4F core, as well as the STM32L4
20 ultra-low-power series. The STM32F4 series is pin-to-pin compatible with STM32F2 series.
39 * Reset and Clock Controller (RCC) (STM32F4 only, reset and enable only)
/openbmc/u-boot/arch/arm/include/asm/arch-stm32h7/
H A Dstm32.h12 * Some common drivers to STM32F4/F7 and H7 include a stm32.h file
17 * arch/arm/include/asm/arch-stm32f4/stm32.h
/openbmc/linux/drivers/i2c/busses/
H A Di2c-stm32f4.c33 /* STM32F4 I2C offset registers */
43 /* STM32F4 I2C control 1*/
50 /* STM32F4 I2C control 2 */
60 /* STM32F4 I2C Status 1 */
78 /* STM32F4 I2C Status 2 */
81 /* STM32F4 I2C Control Clock */
87 /* STM32F4 I2C Trise */
854 dev_info(i2c_dev->dev, "STM32F4 I2C driver registered\n"); in stm32f4_i2c_probe()
873 { .compatible = "st,stm32f4-i2c", },
880 .name = "stm32f4-i2c",
[all …]
/openbmc/linux/Documentation/devicetree/bindings/arm/stm32/
H A Dst,stm32-syscon.yaml21 - st,stm32f4-gcan
47 - st,stm32f4-gcan
/openbmc/linux/Documentation/devicetree/bindings/nvmem/
H A Dst,stm32-romem.yaml24 - st,stm32f4-otp
54 compatible = "st,stm32f4-otp";
/openbmc/u-boot/arch/arm/dts/
H A Dstm32f429.dtsi47 #include <dt-bindings/mfd/stm32f4-rcc.h>
346 compatible = "st,stm32f4-i2c";
358 compatible = "st,stm32f4-dac-core";
460 compatible = "st,stm32f4-adc-core";
472 compatible = "st,stm32f4-adc";
484 compatible = "st,stm32f4-adc";
496 compatible = "st,stm32f4-adc";
598 compatible = "st,stm32f4-crc";
/openbmc/linux/Documentation/devicetree/bindings/spi/
H A Dst,stm32-spi.yaml25 const: st,stm32f4-spi
34 - st,stm32f4-spi
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Dst,stm32-rcc.txt45 For STM32F4 series, the macro are available here:
46 - include/dt-bindings/mfd/stm32f4-rcc.h
/openbmc/u-boot/drivers/clk/
H A DKconfig51 depends on CLK && (STM32F7 || STM32F4)
55 for STM32F4 and STM32F7 SoCs.
/openbmc/u-boot/board/st/stm32f429-discovery/
H A DKconfig13 default "stm32f4"
/openbmc/u-boot/board/st/stm32f469-discovery/
H A DKconfig13 default "stm32f4"
/openbmc/u-boot/board/st/stm32f429-evaluation/
H A DKconfig13 default "stm32f4"
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dst,stm32-rcc.txt52 For STM32F4 series, the macro are available here:
53 - include/dt-bindings/mfd/stm32f4-rcc.h
/openbmc/u-boot/arch/arm/mach-stm32/stm32f4/
H A DKconfig1 if STM32F4
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dst,stm32-sai.yaml21 - st,stm32f4-sai
143 const: st,stm32f4-sai
/openbmc/linux/drivers/iio/adc/
H A Dstm32-adc-core.c127 /* STM32F4 ADC internal common clock prescaler division ratios */
131 * stm32f4_adc_clk_sel() - Select stm32f4 ADC common clock prescaler
143 /* stm32f4 has one clk input for analog (mandatory), enforce it here */ in stm32f4_adc_clk_sel()
308 /* STM32F4 common registers definitions */
414 * - stm32f4/h7 shares a common interrupt line. in stm32_adc_irq_probe()
898 .compatible = "st,stm32f4-adc-core",

123