Home
last modified time | relevance | path

Searched full:sgmii (Results 1 – 25 of 464) sorted by relevance

12345678910>>...19

/openbmc/u-boot/board/freescale/t208xqds/
H A Dt208xqds.c115 /* SD1(A:D) => SLOT3 SGMII in brd_mux_lane_to_slot()
116 * SD1(G:H) => SLOT1 SGMII in brd_mux_lane_to_slot()
122 /* SD1(A:B) => SLOT3 SGMII@1.25bps in brd_mux_lane_to_slot()
123 * SD1(C:D) => SFP Module, SGMII@3.125bps in brd_mux_lane_to_slot()
124 * SD1(E:H) => SLOT1 SGMII@1.25bps in brd_mux_lane_to_slot()
127 /* SD1(A:B) => SLOT3 SGMII@1.25bps in brd_mux_lane_to_slot()
128 * SD1(C) => SFP Module, SGMII@3.125bps in brd_mux_lane_to_slot()
129 * SD1(D) => SFP Module, SGMII@1.25bps in brd_mux_lane_to_slot()
138 * SD1(F:H) => SLOT2 SGMII in brd_mux_lane_to_slot()
153 * SD1(F:H) => SLOT2 SGMII in brd_mux_lane_to_slot()
[all …]
H A Deth_t208xqds.c578 /* T2080QDS: SGMII in Slot3; T2081QDS: SGMII in Slot2 */ in board_eth_init()
583 /* T2080QDS: SGMII in Slot2; T2081QDS: SGMII in Slot1 */ in board_eth_init()
595 /* T2080QDS: SGMII in Slot2; T2081QDS: in Slot3 */ in board_eth_init()
621 /* T2080QDS: SGMII in Slot2; T2081QDS: in Slot3 */ in board_eth_init()
629 /* T2080QDS: SGMII in Slot3; T2081QDS: in Slot2 */ in board_eth_init()
635 /* SGMII in Slot3 */ in board_eth_init()
638 /* SGMII in Slot2 */ in board_eth_init()
647 /* SGMII in Slot3 */ in board_eth_init()
652 /* SGMII in Slot2 */ in board_eth_init()
659 /* SGMII in Slot3 */ in board_eth_init()
[all …]
/openbmc/linux/drivers/net/ethernet/qualcomm/emac/
H A Demac-sgmii.c5 /* Qualcomm Technologies, Inc. EMAC SGMII Controller driver.
16 #include "emac-sgmii.h"
90 /* Initialize the SGMII link between the internal and external PHYs. */
123 net_err_ratelimited("%s: failed to clear SGMII irq: status:0x%x bits:0x%x\n", in emac_sgmii_irq_clear()
160 /* The SGMII is capable of recovering from some decode in emac_sgmii_interrupt()
195 * SGMII in emac_sgmii_reset_prepare()
216 struct emac_sgmii *sgmii = &adpt->phy; in emac_sgmii_common_open() local
219 if (sgmii->irq) { in emac_sgmii_common_open()
224 writel(0, sgmii->base + EMAC_SGMII_PHY_INTERRUPT_MASK); in emac_sgmii_common_open()
226 ret = request_irq(sgmii->irq, emac_sgmii_interrupt, 0, in emac_sgmii_common_open()
[all …]
H A DMakefile8 qcom-emac-objs := emac.o emac-mac.o emac-phy.o emac-sgmii.o emac-ethtool.o \
9 emac-sgmii-fsm9900.o emac-sgmii-qdf2432.o \
10 emac-sgmii-qdf2400.o
H A Demac-sgmii-qdf2432.c5 /* Qualcomm Technologies, Inc. QDF2432 EMAC SGMII Controller driver.
19 /* SGMII digital lane registers */
44 /* SGMII digital lane register values */
172 /* SGMII lane-x init */ in emac_sgmii_init_qdf2432()
189 netdev_err(adpt->netdev, "SGMII failed to start\n"); in emac_sgmii_init_qdf2432()
198 /* Mask out all the SGMII Interrupt */ in emac_sgmii_init_qdf2432()
/openbmc/linux/drivers/net/dsa/sja1105/
H A DKconfig17 - SJA1105P (Gen. 2, No SGMII, No TT-Ethernet)
18 - SJA1105Q (Gen. 2, No SGMII, TT-Ethernet)
19 - SJA1105R (Gen. 2, SGMII, No TT-Ethernet)
20 - SJA1105S (Gen. 2, SGMII, TT-Ethernet)
21 - SJA1110A (Gen. 3, SGMII, TT-Ethernet, 100base-TX PHY, 10 ports)
22 - SJA1110B (Gen. 3, SGMII, TT-Ethernet, 100base-TX PHY, 9 ports)
23 - SJA1110C (Gen. 3, SGMII, TT-Ethernet, 100base-TX PHY, 7 ports)
24 - SJA1110D (Gen. 3, SGMII, TT-Ethernet, no 100base-TX PHY, 7 ports)
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dsocfpga-dwmac.txt27 altr,sgmii-to-sgmii-converter: phandle to the TSE SGMII converter
29 This device node has additional phandle dependency, the sgmii converter:
32 - compatible : Should be altr,gmii-to-sgmii-2.0
38 compatible = "altr,gmii-to-sgmii-2.0";
55 phy-mode = "sgmii";
56 altr,gmii-to-sgmii-converter = <&gmii_to_sgmii_converter>;
H A Dqcom-emac.txt3 This network controller consists of two devices: a MAC and an SGMII
20 - compatible : Should be "qcom,fsm9900-emac-sgmii" or "qcom,qdf2432-emac-sgmii".
61 compatible = "qcom,fsm9900-emac-sgmii";
107 compatible = "qcom,qdf2432-emac-sgmii";
/openbmc/u-boot/board/freescale/b4860qds/
H A Deth_b4860qds.c11 * the RGMII/SGMII/XGMII PHYs on a Freescale B4860 "Centaur". The SGMII
15 * where the SGMII and XAUI cards exist, and also which Fman MACs are routed
73 * Lanes: A,B,C,D: SGMII in initialize_lane_to_slot()
81 * Lanes: A,B: SGMII in initialize_lane_to_slot()
89 * Lanes: A,B,C,D: SGMII in initialize_lane_to_slot()
104 * Lanes: C,D: SGMII in initialize_lane_to_slot()
122 * Lanes: E,F: SGMII 3&4 in initialize_lane_to_slot()
129 * Lanes: A,B: SGMII in initialize_lane_to_slot()
197 * all SGMII. RGMII is not supported on this board. Setting SGMII 5 and in board_eth_init()
198 * 6 to on board SGMII phys in board_eth_init()
[all …]
/openbmc/u-boot/board/freescale/ls1043aqds/
H A Deth.c177 /* 2.5G SGMII interface */ in board_ft_fman_fixup_port()
183 /* no PHY for 2.5G SGMII */ in board_ft_fman_fixup_port()
187 "sgmii-2500"); in board_ft_fman_fixup_port()
341 /* 2.5G SGMII on lane A, MAC 9 */ in board_eth_init()
357 /* SGMII on lane B, MAC 2*/ in board_eth_init()
361 /* 2.5G SGMII on lane A, MAC 9 */ in board_eth_init()
363 /* SGMII on lane B, MAC 2*/ in board_eth_init()
367 /* SGMII on lane C, MAC 5 */ in board_eth_init()
371 /* SGMII on lane B, MAC 2 */ in board_eth_init()
375 /* SGMII on lane A, MAC 9 */ in board_eth_init()
[all …]
/openbmc/linux/drivers/net/pcs/
H A Dpcs-mtk-lynxi.c3 /* A library for MediaTek SGMII circuit
17 /* SGMII subsystem config registers */
50 /* Register to reset SGMII design */
54 /* Register to set SGMII speed, ANA RG_ Control Signals III */
68 /* struct mtk_pcs_lynxi - This structure holds each sgmii regmap andassociated
71 * SGMII modes
149 /* Reset SGMII PCS state */ in mtk_pcs_lynxi_config()
191 * prevents SGMII from working. The SGMII still shows link but no traffic in mtk_pcs_lynxi_config()
193 * taken from a good working state of the SGMII interface. in mtk_pcs_lynxi_config()
278 dev_dbg(dev, "MediaTek LynxI SGMII PCS (id 0x%08x, ver 0x%04x)\n", id, in mtk_pcs_lynxi_create()
/openbmc/linux/arch/mips/cavium-octeon/executive/
H A Dcvmx-helper-sgmii.c29 * Functions for SGMII initialization, configuration,
45 * Perform initialization required only once for an SGMII port.
67 * interval. SGMII specifies a 1.6ms interval. in __cvmx_helper_sgmii_hardware_init_one_time()
78 /* SGMII */ in __cvmx_helper_sgmii_hardware_init_one_time()
89 * In SGMII PHY mode, tx_Config_Reg<D15:D0> is in __cvmx_helper_sgmii_hardware_init_one_time()
90 * PCS*_SGM*_AN_ADV_REG. In SGMII MAC mode, in __cvmx_helper_sgmii_hardware_init_one_time()
158 cvmx_dprintf("SGMII%d: Timeout waiting for port %d " in __cvmx_helper_sgmii_hardware_init_link()
167 * sgmii negotiation starts. in __cvmx_helper_sgmii_hardware_init_link()
177 * that sgmii autonegotiation is complete. In MAC mode this in __cvmx_helper_sgmii_hardware_init_link()
185 /* cvmx_dprintf("SGMII%d: Port %d link timeout\n", interface, index); */ in __cvmx_helper_sgmii_hardware_init_link()
[all …]
/openbmc/u-boot/board/freescale/ls1021aqds/
H A Deth.c5 * This file handles the board muxing between the RGMII/SGMII PHYs on
7 * ports. The SGMII PHYs are provided by the standard Freescale four-port
8 * SGMII riser card.
11 * muxing among the RGMII PHYs and the SGMII PHYs. The value for RGMII depends
12 * on which port is used. The value for SGMII depends on which slot the riser
140 puts("eTSEC1 is in sgmii mode\n"); in board_eth_init()
151 puts("eTSEC2 is in sgmii mode\n"); in board_eth_init()
/openbmc/linux/Documentation/networking/dsa/
H A Dsja1105.rst12 - SJA1105P: Second generation, no TTEthernet, no SGMII
13 - SJA1105Q: Second generation, TTEthernet, no SGMII
14 - SJA1105R: Second generation, no TTEthernet, SGMII
15 - SJA1105S: Second generation, TTEthernet, SGMII
16 - SJA1110A: Third generation, TTEthernet, SGMII, integrated 100base-T1 and
18 - SJA1110B: Third generation, TTEthernet, SGMII, 100base-T1, 100base-TX
19 - SJA1110C: Third generation, TTEthernet, SGMII, 100base-T1, 100base-TX
20 - SJA1110D: Third generation, TTEthernet, SGMII, 100base-T1
54 SGMII no yes
420 4 xMII xMII SGMII
[all …]
/openbmc/u-boot/board/freescale/ls1046aqds/
H A Deth.c182 /* 2.5G SGMII interface */ in board_ft_fman_fixup_port()
188 /* no PHY for 2.5G SGMII on QDS */ in board_ft_fman_fixup_port()
192 "sgmii-2500"); in board_ft_fman_fixup_port()
309 /* SGMII on slot 1, MAC 9 */ in board_eth_init()
313 /* SGMII on slot 1, MAC 10 */ in board_eth_init()
317 /* SGMII on slot 1, MAC 5/6 */ in board_eth_init()
334 /* SGMII on slot 1, MAC 9/10 */ in board_eth_init()
340 /* SGMII on slot 1, MAC 6 */ in board_eth_init()
350 /* SGMII on slot 4, MAC 2 */ in board_eth_init()
362 * one sgmii riser card supports in board_eth_init()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,sa8775p-dwmac-sgmii-phy.yaml4 $id: http://devicetree.org/schemas/phy/qcom,sa8775p-dwmac-sgmii-phy.yaml#
7 title: Qualcomm SerDes/SGMII ethernet PHY controller
18 const: qcom,sa8775p-dwmac-sgmii-phy
50 compatible = "qcom,sa8775p-dwmac-sgmii-phy";
/openbmc/linux/Documentation/devicetree/bindings/net/dsa/
H A Dqca8k.yaml84 qca,sgmii-rxclk-falling-edge:
88 the QCA8327 with CPU port 0 set to SGMII.
90 qca,sgmii-txclk-falling-edge:
95 qca,sgmii-enable-pll:
98 For SGMII CPU port, explicitly enable PLL, TX and RX chain along with
100 the SGMII port will not initialize. When used on the QCA8337, revision 3
102 SGMII on the QCA8337, it is advised to set this unless a communication
284 phy-mode = "sgmii";
286 qca,sgmii-rxclk-falling-edge;
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-ls1046a-qds.dts35 sgmii-s1-p1 = &sgmii_phy_s1_p1;
36 sgmii-s1-p2 = &sgmii_phy_s1_p2;
37 sgmii-s1-p3 = &sgmii_phy_s1_p3;
38 sgmii-s1-p4 = &sgmii_phy_s1_p4;
39 sgmii-s4-p1 = &sgmii_phy_s4_p1;
197 phy-connection-type = "sgmii";
202 phy-connection-type = "sgmii";
217 phy-connection-type = "sgmii";
222 phy-connection-type = "sgmii";
H A Dfsl-ls1028a-qds-9999.dtso40 phy-mode = "sgmii";
47 phy-mode = "sgmii";
54 phy-mode = "sgmii";
61 phy-mode = "sgmii";
H A Dfsl-ls1043a-qds.dts27 sgmii-riser-s1-p1 = &sgmii_phy_s1_p1;
28 sgmii-riser-s2-p1 = &sgmii_phy_s2_p1;
29 sgmii-riser-s3-p1 = &sgmii_phy_s3_p1;
30 sgmii-riser-s4-p1 = &sgmii_phy_s4_p1;
179 phy-connection-type = "sgmii";
184 phy-connection-type = "sgmii";
199 phy-connection-type = "sgmii";
204 phy-connection-type = "sgmii";
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A Dp5040ds.dts179 phy-connection-type = "sgmii";
183 phy-connection-type = "sgmii";
187 phy-connection-type = "sgmii";
191 phy-connection-type = "sgmii";
207 phy-connection-type = "sgmii";
211 phy-connection-type = "sgmii";
215 phy-connection-type = "sgmii";
219 phy-connection-type = "sgmii";
314 hydra_sg_slot2: sgmii-mdio@28 {
337 hydra_sg_slot3: sgmii-mdio@68 {
[all …]
/openbmc/u-boot/board/freescale/corenet_ds/
H A Deth_hydra.c9 * the RGMII/SGMII/XGMII PHYs on a Freescale P3041/P5020 "Hydra" reference
10 * board. The RGMII PHYs are the two on-board 1Gb ports. The SGMII PHYs are
11 * provided by the standard Freescale four-port SGMII riser card. The 10Gb
13 * Fman device on a P3041 and P5020, we only support one SGMII card and one
17 * muxing among the RGMII PHYs and the SGMII PHYs. The value for RGMII is
18 * always the same (0). The value for SGMII depends on which slot the riser is
19 * inserted in. The EMI2 bits control muxing for the the XGMII. Like SGMII,
22 * The SERDES configuration is used to determine where the SGMII and XAUI cards
39 * the virtual MDIO node for the SGMII card needs to be updated.
84 * MDIO bus to a particular RGMII or SGMII PHY.
[all …]
/openbmc/u-boot/board/freescale/lx2160a/
H A DREADME88 1 |Mezzanine:X-M4-PCIE-SGMII (29733)
91 |Mezzanine:X-M4-PCIE-SGMII (29733)
98 |Mezzanine:X-M4-PCIE-SGMII (29733)
105 |Mezzanine:X-M4-PCIE-SGMII (29733)
126 |Mezzanine:X-M4-PCIE-SGMII (29733)
133 |Mezzanine:X-M4-PCIE-SGMII (29733)
160 3 |Mezzanine:X-M4-PCIE-SGMII (29733)
163 |Mezzanine:X-M4-PCIE-SGMII (29733)
167 5 |Mezzanine:X-M4-PCIE-SGMII (29733)
174 11 |Mezzanine:X-M4-PCIE-SGMII (29733)
[all …]
/openbmc/u-boot/board/freescale/t104xrdb/
H A Deth.c39 * Program on board RGMII, SGMII PHY addresses. in board_eth_init()
47 /* T1040RDB & T1040D4RDB only supports SGMII on in board_eth_init()
56 /* T1042RDB doesn't supports SGMII on DTSEC1 & DTSEC2 */ in board_eth_init()
59 /* T1042RDB only supports SGMII on DTSEC3 */ in board_eth_init()
66 /* T1042D4RDB supports SGMII on DTSEC1, DTSEC2 in board_eth_init()
/openbmc/linux/arch/arm/boot/dts/broadcom/
H A Dbcm958625-meraki-alamo.dtsi119 phy-mode = "sgmii";
120 qca,sgmii-enable-pll;
121 qca,sgmii-txclk-falling-edge;
197 phy-mode = "sgmii";
198 qca,sgmii-enable-pll;
199 qca,sgmii-txclk-falling-edge;

12345678910>>...19