Home
last modified time | relevance | path

Searched +full:rx +full:- +full:ts +full:- +full:mask (Results 1 – 25 of 150) sorted by relevance

123456

/openbmc/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
H A Dfsl,cpm1-scc-qmc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,cpm1-scc-qmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Herve Codina <herve.codina@bootlin.com>
19 - enum:
20 - fsl,mpc885-scc-qmc
21 - fsl,mpc866-scc-qmc
22 - const: fsl,cpm1-scc-qmc
26 - description: SCC (Serial communication controller) register base
[all …]
/openbmc/linux/sound/soc/meson/
H A Daxg-tdm-interface.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
11 #include <sound/soc-dai.h>
13 #include "axg-tdm.h"
23 static unsigned int axg_tdm_slots_total(u32 *mask) in axg_tdm_slots_total() argument
28 if (!mask) in axg_tdm_slots_total()
33 slots += hweight32(mask[i]); in axg_tdm_slots_total()
44 struct axg_tdm_stream *rx = snd_soc_dai_dma_data_get_capture(dai); in axg_tdm_set_tdm_slots() local
53 dev_err(dai->dev, "interface has no slot\n"); in axg_tdm_set_tdm_slots()
54 return -EINVAL; in axg_tdm_set_tdm_slots()
57 iface->slots = slots; in axg_tdm_set_tdm_slots()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dfsl,qmc-audio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/fsl,qmc-audio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Herve Codina <herve.codina@bootlin.com>
18 - $ref: dai-common.yaml#
22 const: fsl,qmc-audio
24 '#address-cells':
26 '#size-cells':
28 '#sound-dai-cells':
[all …]
/openbmc/linux/drivers/net/ethernet/intel/igb/
H A Digb_ptp.c1 // SPDX-License-Identifier: GPL-2.0+
38 * +--------------+ +---+---+------+
40 * +--------------+ +---+---+------+
43 * +----------+---+ +--------------+
45 * +----------+---+ +--------------+
50 * 2^45 * 10^-9 / 3600 = 9.77 hours.
53 * 2^40 * 10^-9 / 60 = 18.3 minutes.
67 #define INCVALUE_82576_MASK GENMASK(E1000_TIMINCA_16NS_SHIFT - 1, 0)
79 struct e1000_hw *hw = &igb->hw; in igb_ptp_read_82576()
96 struct e1000_hw *hw = &igb->hw; in igb_ptp_read_82580()
[all …]
/openbmc/linux/drivers/soc/fsl/qe/
H A Dqmc.c1 // SPDX-License-Identifier: GPL-2.0
11 #include <linux/dma-mapping.h>
44 /* SCC mask register (16 bits) */
52 /* Tx time-slot assignment table pointer (16 bits) */
54 /* Rx pointer (16 bits) */
64 /* Rx time-slot assignment table pointer (16 bits) */
70 /* Time slot assignment table Rx (32 x 16 bits) */
102 /* Zero-insertion state (32 bits) */
104 /* Channel’s interrupt mask flags (16 bits) */
106 /* Rx buffer descriptor base address (16 bits, offset from MCBASE) */
[all …]
/openbmc/linux/drivers/net/ethernet/intel/igc/
H A Digc_ptp.c1 // SPDX-License-Identifier: GPL-2.0
24 void igc_ptp_read(struct igc_adapter *adapter, struct timespec64 *ts) in igc_ptp_read() argument
26 struct igc_hw *hw = &adapter->hw; in igc_ptp_read()
33 ts->tv_sec = sec; in igc_ptp_read()
34 ts->tv_nsec = nsec; in igc_ptp_read()
38 const struct timespec64 *ts) in igc_ptp_write_i225() argument
40 struct igc_hw *hw = &adapter->hw; in igc_ptp_write_i225()
42 wr32(IGC_SYSTIML, ts->tv_nsec); in igc_ptp_write_i225()
43 wr32(IGC_SYSTIMH, ts->tv_sec); in igc_ptp_write_i225()
50 struct igc_hw *hw = &igc->hw; in igc_ptp_adjfine_i225()
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/mvm/
H A Dutils.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2012-2014, 2018-2023 Intel Corporation
4 * Copyright (C) 2013-2014 Intel Mobile Communications GmbH
5 * Copyright (C) 2015-2017 Intel Deutschland GmbH
9 #include "iwl-debug.h"
10 #include "iwl-io.h"
11 #include "iwl-prph.h"
12 #include "iwl-csr.h"
19 * CMD_WANT_SKB is set in cmd->flags.
26 if (WARN_ON(mvm->d3_test_active)) in iwl_mvm_send_cmd()
[all …]
/openbmc/linux/drivers/net/ethernet/microchip/lan966x/
H A Dlan966x_ptp.c1 // SPDX-License-Identifier: GPL-2.0+
12 * The value is calculated as following: (1/1000000)/((2^-59)/6.037735849)
57 struct lan966x *lan966x = port->lan966x; in lan966x_ptp_add_trap()
61 vrule = vcap_get_rule(lan966x->vcap_ctrl, rule_id); in lan966x_ptp_add_trap()
63 u32 value, mask; in lan966x_ptp_add_trap() local
65 /* Just modify the ingress port mask and exit */ in lan966x_ptp_add_trap()
67 &value, &mask); in lan966x_ptp_add_trap()
68 mask &= ~BIT(port->chip_port); in lan966x_ptp_add_trap()
70 value, mask); in lan966x_ptp_add_trap()
76 vrule = vcap_alloc_rule(lan966x->vcap_ctrl, port->dev, in lan966x_ptp_add_trap()
[all …]
/openbmc/linux/drivers/net/ethernet/intel/ixgbe/
H A Dixgbe_ptp.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 1999 - 2018 Intel Corporation. */
30 * Period * [ 2 ^ ( MaxWidth - PeriodWidth ) ]
47 * +--------------+ +--------------+
49 * *--------------+ +--------------+
52 * +--------------+ +--------------+
54 * *--------------+ +--------------+
58 * 2^36 * 10^-9 / 60 = 1.14 minutes or 69 seconds
61 * 2^43 * 10^-9 / 3600 = 2.4 hours
89 * represents units of 2^-32 nanoseconds, and uses 31 bits for this, with the
[all …]
/openbmc/linux/drivers/ptp/
H A Dptp_ines.c1 // SPDX-License-Identifier: GPL-2.0
3 // Copyright (C) 2018 MOSER-BAER AG
103 #define ines_read32(s, r) __raw_readl((void __iomem *)&s->regs->r)
104 #define ines_write32(s, v, r) __raw_writel(v, (void __iomem *)&s->regs->r)
171 struct ines_timestamp *ts, struct device *dev);
174 static bool ines_timestamp_expired(struct ines_timestamp *ts);
186 port = &clock->port[i]; in ines_clock_cleanup()
187 cancel_delayed_work_sync(&port->ts_work); in ines_clock_cleanup()
194 struct device_node *node = device->of_node; in ines_clock_init()
199 INIT_LIST_HEAD(&clock->list); in ines_clock_init()
[all …]
/openbmc/linux/drivers/net/phy/
H A Dmicrel.c1 // SPDX-License-Identifier: GPL-2.0+
9 * Copyright (c) 2010-2013 Micrel, Inc.
119 * The value is calculated as following: (1/1000000)/((2^-32)/4)
317 /* Lock for Rx ts fifo */
429 const struct kszphy_type *type = phydev->drv->driver_data; in kszphy_config_intr()
431 u16 mask; in kszphy_config_intr() local
433 if (type && type->interrupt_level_mask) in kszphy_config_intr()
434 mask = type->interrupt_level_mask; in kszphy_config_intr()
436 mask = KSZPHY_CTRL_INT_ACTIVE_HIGH; in kszphy_config_intr()
442 temp &= ~mask; in kszphy_config_intr()
[all …]
/openbmc/linux/drivers/net/wireless/ath/ath9k/
H A Ddynack.c27 * ath_dynack_get_max_to - set max timeout according to channel width
33 const struct ath9k_channel *chan = ah->curchan; in ath_dynack_get_max_to()
48 * ath_dynack_ewma - EWMA (Exponentially Weighted Moving Average) calculation
53 return (new * (EWMA_DIV - EWMA_LEVEL) + in ath_dynack_ewma()
60 * ath_dynack_get_sifs - get sifs time based on phy used
70 if (IS_CHAN_QUARTER_RATE(ah->curchan)) in ath_dynack_get_sifs()
72 else if (IS_CHAN_HALF_RATE(ah->curchan)) in ath_dynack_get_sifs()
81 * ath_dynack_bssidmask - filter out ACK frames based on BSSID mask
91 if ((common->macaddr[i] & common->bssidmask[i]) != in ath_dynack_bssidmask()
92 (mac[i] & common->bssidmask[i])) in ath_dynack_bssidmask()
[all …]
/openbmc/linux/drivers/net/ethernet/aquantia/atlantic/hw_atl/
H A Dhw_atl_b0.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (C) 2014-2019 aQuantia Corporation
5 * Copyright (C) 2019-2020 Marvell International Ltd.
123 self->aq_fw_ops->set_state(self, MPI_RESET); in hw_atl_b0_hw_reset()
154 struct aq_nic_cfg_s *cfg = self->aq_nic_cfg; in hw_atl_b0_hw_qos_set()
160 if (cfg->is_ptp) { in hw_atl_b0_hw_qos_set()
161 tx_buff_size -= HW_ATL_B0_PTP_TXBUF_SIZE; in hw_atl_b0_hw_qos_set()
162 rx_buff_size -= HW_ATL_B0_PTP_RXBUF_SIZE; in hw_atl_b0_hw_qos_set()
172 tx_buff_size /= cfg->tcs; in hw_atl_b0_hw_qos_set()
173 rx_buff_size /= cfg->tcs; in hw_atl_b0_hw_qos_set()
[all …]
/openbmc/u-boot/drivers/serial/
H A Dserial_mxc.c1 // SPDX-License-Identifier: GPL-2.0+
10 #include <asm/arch/imx-regs.h>
76 #define UFCR_RFDIV (7<<7) /* Reference freq divider mask */
104 #define UTS_LOOP (1<<12) /* Loop tx and rx */
138 u32 ts; member
143 writel(0, &base->cr1); in _mxc_serial_init()
144 writel(0, &base->cr2); in _mxc_serial_init()
146 while (!(readl(&base->cr2) & UCR2_SRST)); in _mxc_serial_init()
149 writel(0x404 | UCR3_ADNIMP, &base->cr3); in _mxc_serial_init()
151 writel(0x704 | UCR3_ADNIMP, &base->cr3); in _mxc_serial_init()
[all …]
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3588.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "rk3588-pinctrl.dtsi"
11 compatible = "rockchip,rk3588-pcie3-phy-grf", "syscon";
16 compatible = "rockchip,rk3588-pipe-phy-grf", "syscon";
21 compatible = "rockchip,rk3588-i2s-tdm";
25 clock-names = "mclk_tx", "mclk_rx", "hclk";
26 assigned-clocks = <&cru CLK_I2S8_8CH_TX_SRC>;
27 assigned-clock-parents = <&cru PLL_AUPLL>;
29 dma-names = "tx";
30 power-domains = <&power RK3588_PD_VO0>;
[all …]
/openbmc/u-boot/drivers/mmc/
H A Dftsdc010_mci.c1 // SPDX-License-Identifier: GPL-2.0+
6 * Dante Su <dantesu@faraday-tech.com>
23 #include <dt-structs.h>
65 struct ftsdc010_chip *chip = mmc->priv; in ftsdc010_send_cmd()
66 struct ftsdc010_mmc __iomem *regs = chip->regs; in ftsdc010_send_cmd()
67 int ret = -ETIMEDOUT; in ftsdc010_send_cmd()
68 uint32_t ts, st; in ftsdc010_send_cmd() local
69 uint32_t cmd = FTSDC010_CMD_IDX(mmc_cmd->cmdidx); in ftsdc010_send_cmd()
70 uint32_t arg = mmc_cmd->cmdarg; in ftsdc010_send_cmd()
71 uint32_t flags = mmc_cmd->resp_type; in ftsdc010_send_cmd()
[all …]
/openbmc/linux/include/linux/fsl/
H A Dptp_qoriq.h1 // SPDX-License-Identifier: GPL-2.0
19 u32 tmr_temask; /* Timer event mask register */
21 u32 tmr_pemask; /* Timer event mask register */
82 #define ESFDP (1<<11) /* External Tx/Rx SFD Polarity. */
83 #define ESFDE (1<<10) /* External Tx/Rx SFD Enable. */
192 int ptp_qoriq_gettime(struct ptp_clock_info *ptp, struct timespec64 *ts);
194 const struct timespec64 *ts);
/openbmc/linux/drivers/net/can/spi/mcp251xfd/
H A Dmcp251xfd.h1 /* SPDX-License-Identifier: GPL-2.0
3 * mcp251xfd - Microchip MCP251xFD Family CAN controller driver
6 * Marc Kleine-Budde <kernel@pengutronix.de>
16 #include <linux/can/rx-offload.h>
427 /* Use CRC to access RX/TEF-RAM */
429 /* Use CRC to access TX-RAM */
439 u32 ts; member
466 u32 ts; member
473 u32 ts; member
525 /* u8 obj_num equals tx_ring->obj_num */
[all …]
/openbmc/linux/drivers/net/ethernet/renesas/
H A Dravb_main.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright (C) 2014-2019 Renesas Electronics Corporation
6 * Copyright (C) 2015-2016 Cogent Embedded, Inc. <source@cogentembedded.com>
14 #include <linux/dma-mapping.h>
57 int ravb_wait(struct net_device *ndev, enum ravb_reg reg, u32 mask, u32 value) in ravb_wait() argument
62 if ((ravb_read(ndev, reg) & mask) == value) in ravb_wait()
66 return -ETIMEDOUT; in ravb_wait()
98 switch (priv->speed) { in ravb_set_rate_gbeth()
115 switch (priv->speed) { in ravb_set_rate_rcar()
127 u32 reserve = (unsigned long)skb->data & (RAVB_ALIGN - 1); in ravb_set_buffer_align()
[all …]
/openbmc/linux/drivers/net/can/usb/peak_usb/
H A Dpcan_usb_fd.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * CAN driver for PEAK System PCAN-USB FD / PCAN-USB Pro FD adapter
5 * Copyright (C) 2013-2014 Stephane Grosjean <s.grosjean@peak-system.com>
23 /* PCAN-USB Pro FD adapter internal clock (Hz) */
29 /* PCAN-USB Pro FD command timeout (ms.) */
32 /* PCAN-USB Pro FD rx/tx buffers size */
56 u8 data_in_ep; /* ep for CAN RX */
114 /* Extended usage of uCAN commands CMD_xxx_xx_OPTION for PCAN-USB Pro FD */
125 /* Extended usage of uCAN messages for PCAN-USB Pro FD */
139 #define PCAN_UFD_OVMSG_CHANNEL(o) ((o)->channel & 0xf)
[all …]
/openbmc/linux/drivers/net/ethernet/qlogic/qede/
H A Dqede_ptp.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
3 * Copyright (c) 2015-2017 QLogic Corporation
4 * Copyright (c) 2019-2020 Marvell International Ltd.
31 * qede_ptp_adjfine() - Adjust the frequency of the PTP cycle counter.
36 * Scaled parts per million is ppm with a 16-bit binary fractional field.
44 struct qede_dev *edev = ptp->edev; in qede_ptp_adjfine()
48 if (edev->state == QEDE_STATE_OPEN) { in qede_ptp_adjfine()
49 spin_lock_bh(&ptp->lock); in qede_ptp_adjfine()
50 rc = ptp->ops->adjfreq(edev->cdev, ppb); in qede_ptp_adjfine()
51 spin_unlock_bh(&ptp->lock); in qede_ptp_adjfine()
[all …]
/openbmc/linux/drivers/net/ethernet/pensando/ionic/
H A Dionic_phc.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 2017 - 2021 Pensando Systems, Inc */
24 return -ERANGE; in ionic_hwstamp_tx_mode()
70 struct ionic *ionic = lif->ionic; in ionic_lif_hwstamp_set_ts_config()
72 struct hwtstamp_config ts; in ionic_lif_hwstamp_set_ts_config() local
77 __le64 mask; in ionic_lif_hwstamp_set_ts_config() local
79 if (!lif->phc || !lif->phc->ptp) in ionic_lif_hwstamp_set_ts_config()
80 return -EOPNOTSUPP; in ionic_lif_hwstamp_set_ts_config()
82 mutex_lock(&lif->phc->config_lock); in ionic_lif_hwstamp_set_ts_config()
93 config = &ts; in ionic_lif_hwstamp_set_ts_config()
[all …]
/openbmc/u-boot/include/linux/
H A Dserial_reg.h1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Copyright (C) 1992, 1994 by Theodore Ts'o.
33 #define UART_IIR_ID 0x0e /* Mask for the interrupt ID */
41 #define UART_IIR_RX_TIMEOUT 0x0c /* OMAP RX Timeout interrupt */
52 * RX:76 = 00 01 10 11 TX:54 = 00 01 10 11
73 #define UART_FCR_TRIGGER_MASK 0xC0 /* Mask for the FIFO trigger range */
74 #define UART_FCR_TRIGGER_1 0x00 /* Mask for trigger set at 1 */
75 #define UART_FCR_TRIGGER_4 0x40 /* Mask for trigger set at 4 */
76 #define UART_FCR_TRIGGER_8 0x80 /* Mask for trigger set at 8 */
77 #define UART_FCR_TRIGGER_14 0xC0 /* Mask for trigger set at 14 */
[all …]
/openbmc/linux/include/uapi/linux/
H A Dserial_reg.h1 /* SPDX-License-Identifier: GPL-1.0+ WITH Linux-syscall-note */
5 * Copyright (C) 1992, 1994 by Theodore Ts'o.
36 #define UART_IIR_ID 0x0e /* Mask for the interrupt ID */
44 #define UART_IIR_RX_TIMEOUT 0x0c /* OMAP RX Timeout interrupt */
60 * RX:76 = 00 01 10 11 TX:54 = 00 01 10 11
82 #define UART_FCR_TRIGGER_MASK 0xC0 /* Mask for the FIFO trigger range */
83 #define UART_FCR_TRIGGER_1 0x00 /* Mask for trigger set at 1 */
84 #define UART_FCR_TRIGGER_4 0x40 /* Mask for trigger set at 4 */
85 #define UART_FCR_TRIGGER_8 0x80 /* Mask for trigger set at 8 */
86 #define UART_FCR_TRIGGER_14 0xC0 /* Mask for trigger set at 14 */
[all …]
/openbmc/linux/samples/bpf/
H A Dxdp_sample_user.c1 // SPDX-License-Identifier: GPL-2.0-only
55 #define __COLUMN(x) "%'10" x " %-13s"
59 #define RX(rx) rx, "rx/s" macro
114 __u64 rx; member
174 static const char *xdp_redirect_err_help[XDP_REDIRECT_ERR_MAX - 1] = {
212 static void sample_print_help(int mask) in sample_print_help() argument
215 "By default, redirect success statistics are disabled, use -s to enable.\n" in sample_print_help()
216 "The terse output mode is default, verbose mode can be activated using -v\n" in sample_print_help()
219 " rx/s Number of packets received per second\n" in sample_print_help()
226 if (mask & SAMPLE_RX_CNT) { in sample_print_help()
[all …]

123456