Home
last modified time | relevance | path

Searched +full:micro +full:- +full:frames (Results 1 – 25 of 83) sorted by relevance

1234

/openbmc/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_psr.c2 * Copyright 2021 Advanced Micro Devices, Inc.
35 struct dc *dc = link->ctx->dc; in link_supports_psrsu()
37 if (!dc->caps.dmcub_support) in link_supports_psrsu()
40 if (dc->ctx->dce_version < DCN_VERSION_3_1) in link_supports_psrsu()
46 if (!link->dpcd_caps.alpm_caps.bits.AUX_WAKE_ALPM_CAP || in link_supports_psrsu()
47 !link->dpcd_caps.psr_info.psr_dpcd_caps.bits.Y_COORDINATE_REQUIRED) in link_supports_psrsu()
50 if (link->dpcd_caps.psr_info.psr_dpcd_caps.bits.SU_GRANULARITY_REQUIRED && in link_supports_psrsu()
51 !link->dpcd_caps.psr_info.psr2_su_y_granularity_cap) in link_supports_psrsu()
54 return dc_dmub_check_min_version(dc->ctx->dmub_srv->dmub); in link_supports_psrsu()
58 * amdgpu_dm_set_psr_caps() - set link psr capabilities
[all …]
H A Damdgpu_dm_crc.h2 * Copyright 2019 Advanced Micro Devices, Inc.
39 AMDGPU_DM_PIPE_CRC_SOURCE_INVALID = -1,
52 /* skip reading/writing for few frames */
/openbmc/linux/drivers/gpu/drm/radeon/
H A Ddce3_1_afmt.c2 * Copyright 2013 Advanced Micro Devices, Inc.
33 struct radeon_device *rdev = encoder->dev->dev_private; in dce3_2_afmt_hdmi_write_speaker_allocation()
51 struct radeon_device *rdev = encoder->dev->dev_private; in dce3_2_afmt_dp_write_speaker_allocation()
70 struct radeon_device *rdev = encoder->dev->dev_private; in dce3_2_afmt_write_sad_regs()
89 int max_channels = -1; in dce3_2_afmt_write_sad_regs()
95 if (sad->format == eld_reg_to_type[i][1]) { in dce3_2_afmt_write_sad_regs()
96 if (sad->channels > max_channels) { in dce3_2_afmt_write_sad_regs()
97 value = MAX_CHANNELS(sad->channels) | in dce3_2_afmt_write_sad_regs()
98 DESCRIPTOR_BYTE_2(sad->byte2) | in dce3_2_afmt_write_sad_regs()
99 SUPPORTED_FREQUENCIES(sad->freq); in dce3_2_afmt_write_sad_regs()
[all …]
H A Devergreen_hdmi.c2 * Copyright 2008 Advanced Micro Devices, Inc.
71 struct drm_device *dev = encoder->dev; in evergreen_hdmi_update_acr()
72 struct radeon_device *rdev = dev->dev_private; in evergreen_hdmi_update_acr()
75 if (encoder->crtc) { in evergreen_hdmi_update_acr()
76 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc); in evergreen_hdmi_update_acr()
77 bpc = radeon_crtc->bpc; in evergreen_hdmi_update_acr()
88 WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr->cts_32khz)); in evergreen_hdmi_update_acr()
89 WREG32(HDMI_ACR_32_1 + offset, acr->n_32khz); in evergreen_hdmi_update_acr()
91 WREG32(HDMI_ACR_44_0 + offset, HDMI_ACR_CTS_44(acr->cts_44_1khz)); in evergreen_hdmi_update_acr()
92 WREG32(HDMI_ACR_44_1 + offset, acr->n_44_1khz); in evergreen_hdmi_update_acr()
[all …]
H A Dr600_hdmi.c2 * Copyright 2008 Advanced Micro Devices, Inc.
88 dev_err(rdev->dev, "Unknown bits per sample 0x%x, using 16\n", in r600_audio_status()
124 if (rdev->audio.pin[0].channels != audio_status.channels || in r600_audio_update_hdmi()
125 rdev->audio.pin[0].rate != audio_status.rate || in r600_audio_update_hdmi()
126 rdev->audio.pin[0].bits_per_sample != audio_status.bits_per_sample || in r600_audio_update_hdmi()
127 rdev->audio.pin[0].status_bits != audio_status.status_bits || in r600_audio_update_hdmi()
128 rdev->audio.pin[0].category_code != audio_status.category_code) { in r600_audio_update_hdmi()
129 rdev->audio.pin[0] = audio_status; in r600_audio_update_hdmi()
133 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { in r600_audio_update_hdmi()
174 /* only one pin on 6xx-NI */ in r600_audio_get_pin()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_opp.c2 * Copyright 2012-15 Advanced Micro Devices, Inc.
31 (oppn10->regs->reg)
35 oppn10->opp_shift->field_name, oppn10->opp_mask->field_name
38 oppn10->base.ctx
54 FMT_TRUNCATE_EN, params->flags.TRUNCATE_ENABLED, in opp1_set_truncation()
55 FMT_TRUNCATE_DEPTH, params->flags.TRUNCATE_DEPTH, in opp1_set_truncation()
56 FMT_TRUNCATE_MODE, params->flags.TRUNCATE_MODE); in opp1_set_truncation()
75 if (params->flags.FRAME_RANDOM == 1) { in opp1_set_spatial_dither()
76 if (params->flags.SPATIAL_DITHER_DEPTH == 0 || params->flags.SPATIAL_DITHER_DEPTH == 1) { in opp1_set_spatial_dither()
80 } else if (params->flags.SPATIAL_DITHER_DEPTH == 2) { in opp1_set_spatial_dither()
[all …]
/openbmc/linux/tools/usb/
H A Dhcd-tests.sh2 # SPDX-License-Identifier: GPL-2.0
6 # - control: any device can do this
7 # - out, in: out needs 'bulk sink' firmware, in needs 'bulk src'
8 # - iso-out, iso-in: out needs 'iso sink' firmware, in needs 'iso src'
9 # - halt: needs bulk sink+src, tests halt set/clear from host
10 # - unlink: needs bulk sink and/or src, test HCD unlink processing
11 # - loop: needs firmware that will buffer N transfers
25 # - include unlink tests
26 # - add some ${RANDOM}ness
27 # - connect several devices concurrently (same HC)
[all …]
/openbmc/linux/Documentation/networking/device_drivers/wifi/
H A Dray_cs.rst1 .. SPDX-License-Identifier: GPL-2.0
16 See http://www.raytheon.com/micro/raylink/ for more information on the Raylink
27 The kernel driver is based on ray_cs-1.62.tgz
41 http://pcmcia-cs.sourceforge.net/
45 pcmcia-cs-3.1.1 or greater is required for the kernel version of
83 beacon_period integer beacon period in Kilo-microseconds,
99 essid string ESS ID - network name to join
104 hop_dwell integer hop dwell time in Kilo-microseconds
125 pc_debug integer (0-5) larger values for more verbose
137 translate integer 0 = no translation (encapsulate frames),
[all …]
/openbmc/linux/drivers/net/wireless/intel/ipw2x00/
H A Dipw2100.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 Copyright(c) 2003 - 2006 Intel Corporation. All rights reserved.
9 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
202 #define IPW2100_RSSI_TO_DBM (-98)
232 #define IPW_MAX_VAR_IE_LEN ((HOST_COMMAND_PARAMS_REG_LEN - 4) * sizeof(u32))
250 * @struct _tx_cmd - HWCommand
280 u8 wep_index; // 0 no key, 1-4 key index, 0xff immediate key
389 (x)->value = (x)->hi = 0; \
390 (x)->lo = 0x7fffffff; \
393 (x)->value = y; \
[all …]
/openbmc/linux/include/uapi/linux/can/
H A Disotp.h1 /* SPDX-License-Identifier: ((GPL-2.0-only WITH Linux-syscall-note) OR BSD-3-Clause) */
5 * Definitions for isotp CAN sockets (ISO 15765-2:2016)
65 /* ignore received CF frames which */
98 /* 0x00 - 0x7F : 0 - 127 ms */
99 /* 0x80 - 0xF0 : reserved */
100 /* 0xF1 - 0xF9 : 100 us - 900 us */
101 /* 0xFA - 0xFF : reserved */
111 /* CAN_MTU (16) -> standard CAN 2.0 */
112 /* CANFD_MTU (72) -> CAN FD frame */
138 #define CAN_ISOTP_SF_BROADCAST 0x0800 /* 1-to-N functional addressing */
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/link/accessories/
H A Dlink_fpga.c2 * Copyright 2023 Advanced Micro Devices, Inc.
36 struct dc *dc = pipe_ctx->stream->ctx->dc; in dp_fpga_hpo_enable_link_and_stream()
37 struct dc_stream_state *stream = pipe_ctx->stream; in dp_fpga_hpo_enable_link_and_stream()
42 struct dc_link_settings link_settings = pipe_ctx->link_config.dp_link_settings; in dp_fpga_hpo_enable_link_and_stream()
43 const struct link_hwss *link_hwss = get_link_hwss(stream->link, &pipe_ctx->link_res); in dp_fpga_hpo_enable_link_and_stream()
44 DC_LOGGER_INIT(pipe_ctx->stream->ctx->logger); in dp_fpga_hpo_enable_link_and_stream()
46 stream->link->cur_link_settings = link_settings; in dp_fpga_hpo_enable_link_and_stream()
48 if (link_hwss->ext.enable_dp_link_output) in dp_fpga_hpo_enable_link_and_stream()
49 link_hwss->ext.enable_dp_link_output(stream->link, &pipe_ctx->link_res, in dp_fpga_hpo_enable_link_and_stream()
50 stream->signal, pipe_ctx->clock_source->id, in dp_fpga_hpo_enable_link_and_stream()
[all …]
/openbmc/linux/drivers/net/ethernet/amd/xgbe/
H A Dxgbe-ethtool.c9 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
59 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
69 * * Neither the name of Advanced Micro Devices, Inc. nor the
122 #include "xgbe-common.h"
203 for (i = 0; i < pdata->tx_ring_count; i++) { in xgbe_get_strings()
209 for (i = 0; i < pdata->rx_ring_count; i++) { in xgbe_get_strings()
226 pdata->hw_if.read_mmc_stats(pdata); in xgbe_get_ethtool_stats()
231 for (i = 0; i < pdata->tx_ring_count; i++) { in xgbe_get_ethtool_stats()
232 *data++ = pdata->ext_stats.txq_packets[i]; in xgbe_get_ethtool_stats()
233 *data++ = pdata->ext_stats.txq_bytes[i]; in xgbe_get_ethtool_stats()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddmub_replay.c2 * Copyright 2023 Advanced Micro Devices, Inc.
41 struct dmub_srv *srv = dmub->ctx->dmub_srv->dmub; in dmub_replay_get_state()
61 /* To-do: Add retry fail log */ in dmub_replay_get_state()
71 struct dc_context *dc = dmub->ctx; in dmub_replay_enable()
90 * Exit REPLAY may need to wait 1-2 frames to power up. Timeout after at in dmub_replay_enable()
91 * least a few frames. Should never hit the max retry assert below. in dmub_replay_enable()
105 /* must *not* be fsleep - this can be called from high irq levels */ in dmub_replay_enable()
122 struct dc_context *dc = dmub->ctx; in dmub_replay_set_power_opt()
143 struct dc_context *dc = dmub->ctx; in dmub_replay_copy_settings()
147 struct resource_context *res_ctx = &link->ctx->dc->current_state->res_ctx; in dmub_replay_copy_settings()
[all …]
H A Ddmub_psr.c2 * Copyright 2019 Advanced Micro Devices, Inc.
107 struct dmub_srv *srv = dmub->ctx->dmub_srv->dmub; in dmub_psr_get_state()
145 struct dc_context *dc = dmub->ctx; in dmub_psr_set_version()
147 if (stream->link->psr_settings.psr_version == DC_PSR_VERSION_UNSUPPORTED) in dmub_psr_set_version()
153 switch (stream->link->psr_settings.psr_version) { in dmub_psr_set_version()
184 struct dc_context *dc = dmub->ctx; in dmub_psr_enable()
201 dm_execute_dmub_cmd(dc->dmub_srv->ctx, &cmd, DM_DMUB_WAIT_TYPE_WAIT); in dmub_psr_enable()
204 * Exit PSR may need to wait 1-2 frames to power up. Timeout after at in dmub_psr_enable()
205 * least a few frames. Should never hit the max retry assert below. in dmub_psr_enable()
219 /* must *not* be fsleep - this can be called from high irq levels */ in dmub_psr_enable()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dsnps,dwmac.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandre Torgue <alexandre.torgue@foss.st.com>
11 - Giuseppe Cavallaro <peppe.cavallaro@st.com>
12 - Jose Abreu <joabreu@synopsys.com>
23 - snps,dwmac
24 - snps,dwmac-3.40a
25 - snps,dwmac-3.50a
26 - snps,dwmac-3.610
[all …]
/openbmc/qemu/hw/misc/
H A Dxlnx-versal-cframe-reg.c4 * Copyright (C) 2023, Advanced Micro Devices, Inc.
8 * SPDX-License-Identifier: GPL-2.0-or-later
19 #include "hw/qdev-properties.h"
22 #include "hw/misc/xlnx-versal-cframe-reg.h"
46 return (ua > ub) - (ua < ub); in int_cmp()
51 bool pending = s->regs[R_CFRM_ISR0] & ~s->regs[R_CFRM_IMR0]; in cfrm_imr_update_irq()
52 qemu_set_irq(s->irq_cfrm_imr, pending); in cfrm_imr_update_irq()
57 XlnxVersalCFrameReg *s = XLNX_VERSAL_CFRAME_REG(reg->opaque); in cfrm_isr_postw()
63 XlnxVersalCFrameReg *s = XLNX_VERSAL_CFRAME_REG(reg->opaque); in cfrm_ier_prew()
65 s->regs[R_CFRM_IMR0] &= ~s->regs[R_CFRM_IER0]; in cfrm_ier_prew()
[all …]
/openbmc/linux/drivers/usb/host/
H A Dfhci.h1 /* SPDX-License-Identifier: GPL-2.0+ */
7 * Jerry Huang <Chang-Ming.Huang@freescale.com>
45 #define PKT_PID_DATA0 0x80000000 /* PID - Data toggle zero */
46 #define PKT_PID_DATA1 0x40000000 /* PID - Data toggle one */
47 #define PKT_PID_SETUP 0x20000000 /* PID - Setup bit */
64 #define PKT_LOW_SPEED_PACKET 0x00001000 /* Low-Speed packet */
67 #define TRANS_INPROGRESS (-1)
68 #define TRANS_DISCARD (-2)
69 #define TRANS_FAIL (-3)
81 #define USB_TD_RX_ER_BITSTUFF 0x20000000 /* Frame Aborted-Received pkt */
[all …]
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dpsp_gfx_if.h2 * Copyright 2017 Advanced Micro Devices, Inc.
46 GFX_CTRL_CMD_ID_ENABLE_INT = 0x00050000, /* enable PSP-to-Gfx interrupt */
47 GFX_CTRL_CMD_ID_DISABLE_INT = 0x00060000, /* disable PSP-to-Gfx interrupt */
57 /*-----------------------------------------------------------------------------
64 * SRBM-to-PSP mailbox registers (total 8 registers).
108 /* PSP boot config sub-commands */
190 uint32_t sriov_enabled:1; /* whether the device runs under SR-IOV*/
204 GFX_FW_TYPE_CP_ME = 1, /* CP-ME VG + RV */
205 GFX_FW_TYPE_CP_PFP = 2, /* CP-PFP VG + RV */
206 GFX_FW_TYPE_CP_CE = 3, /* CP-CE VG + RV */
[all …]
/openbmc/linux/drivers/net/wireless/ath/ath10k/
H A Dwmi.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
5 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
28 * 1. Add new WMI commands ONLY within the specified range - 0x9000 - 0x9fff
44 * variable is already 4-byte aligned by virtue of being a u32
526 * for wmi_services is 64 as target is using only 4-bits of each 32-bit
532 __le32_to_cpu((wmi_svc_bmap)[((svc_id) - (len)) / 28]) & \
533 BIT(((((svc_id) - (len)) % 28) & 0x1f) + 4))
1159 /** DFS-specific commands */
[all …]
/openbmc/linux/Documentation/gpu/amdgpu/display/
H A Ddcn-overview.rst10 .. kernel-figure:: dc_pipeline_overview.svg
19 * **Display Pipe and Plane (DPP)**: This block provides pre-blend pixel
24 multiple planes, using global or per-pixel alpha.
36 the display pipe back to memory as video frames.
38 * **Multi-Media HUB (MMHUBBUB)**: Memory controller interface for DMCUB and DWB
43 the Display Micro-Controller Unit - version B (DMCUB), which is handled via
84 ----------------------
100 a one-to-one mapping of the link encoder to PHY, but we can configure the DCN
106 ---------
114 representation and convert them to a DCN specific floating-point format (i.e.,
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/modules/freesync/
H A Dfreesync.c2 * Copyright 2016-2023 Advanced Micro Devices, Inc.
38 /* Threshold to exit/exit BTR (to avoid frequent enter-exits at the lower limit) */
44 /* Number of consecutive frames to check before entering/exiting fixed refresh */
71 core_freesync->dc = dc; in mod_freesync_create()
72 return &core_freesync->public; in mod_freesync_create()
117 * 10000) * stream->timing.h_total, in calc_duration_in_us_from_v_total()
118 stream->timing.pix_clk_100hz)); in calc_duration_in_us_from_v_total()
135 frame_duration_in_ns) * (stream->timing.pix_clk_100hz / 10)), in mod_freesync_calc_v_total_from_refresh()
136 stream->timing.h_total) + 500000, 1000000); in mod_freesync_calc_v_total_from_refresh()
139 if (v_total < stream->timing.v_total) { in mod_freesync_calc_v_total_from_refresh()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/include/ivsrcid/dcn/
H A Dirqsrcs_dcn_1_0.h2 * Copyright 2017 Advanced Micro Devices, Inc.
192 #define DCN_1_0__SRCID__DC_DAC_A_AUTO_DET 0xA // DAC A auto - detection DACA_AUTODETECT_GEN…
309 #define DCN_1_0__SRCID__DC_DIGA_FAST_TRAINING_COMPLETE_INT 0xF // DIGA - Fast Training Complete…
312 #define DCN_1_0__SRCID__DC_DIGB_FAST_TRAINING_COMPLETE_INT 0xF // DIGB - Fast Training Complete…
315 #define DCN_1_0__SRCID__DC_DIGC_FAST_TRAINING_COMPLETE_INT 0xF // DIGC - Fast Training Complete…
318 #define DCN_1_0__SRCID__DC_DIGD_FAST_TRAINING_COMPLETE_INT 0xF // DIGD - Fast Training Complete…
321 #define DCN_1_0__SRCID__DC_DIGE_FAST_TRAINING_COMPLETE_INT 0xF // DIGE - Fast Training Complete…
324 #define DCN_1_0__SRCID__DC_DIGF_FAST_TRAINING_COMPLETE_INT 0xF // DIGF - Fast Training Complete…
468 …gered when the time(number of refclk cycles) of a programmable number of frames is counted.The cou…
471 …gered when the time(number of refclk cycles) of a programmable number of frames is counted.The cou…
[all …]
/openbmc/linux/drivers/usb/dwc2/
H A Dhcd_ddma.c1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * hcd_ddma.c - DesignWare HS OTG Controller descriptor DMA routines
5 * Copyright (C) 2004-2013 Synopsys, Inc.
15 #include <linux/dma-mapping.h>
28 return frame & (FRLISTEN_64_SIZE - 1); in dwc2_frame_list_idx()
35 MAX_DMA_DESC_NUM_GENERIC) - 1); in dwc2_desclist_idx_inc()
40 return (idx - inc) & in dwc2_desclist_idx_dec()
42 MAX_DMA_DESC_NUM_GENERIC) - 1); in dwc2_desclist_idx_dec()
47 return (qh->ep_type == USB_ENDPOINT_XFER_ISOC && in dwc2_max_desc_num()
48 qh->dev_speed == USB_SPEED_HIGH) ? in dwc2_max_desc_num()
[all …]
/openbmc/linux/include/sound/
H A Demu10k1.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
16 #include <sound/pcm-indirect.h>
25 /* ------------------- DEFINES -------------------- */
33 /* FIXME? - according to the OSS driver the EMU10K1 needs a 29 bit DMA mask */
41 // This is used to define hardware bit-fields (sub-registers) by combining
44 // The non-concatenating (_NC) variant should be used directly only for
45 // sub-registers that do not follow the <register>_<field> naming pattern.
55 // Macros for manipulating values of bit-fields declared using the above macros.
59 // single sub-register at a time.
62 #define REG_MASK0(r) ((1U << REG_SIZE(r)) - 1U)
[all …]
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dci-hdrc-usb2.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/usb/ci-hdrc-usb2.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Xu Yang <xu.yang_2@nxp.com>
11 - Peng Fan <peng.fan@nxp.com>
16 - enum:
17 - chipidea,usb2
18 - lsi,zevio-usb
19 - nuvoton,npcm750-udc
[all …]

1234