/openbmc/linux/arch/arm64/boot/dts/freescale/ |
H A D | imx8qxp-ss-lsio.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright 2018-2020 NXP 8 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio"; 9 gpio-ranges = <&iomuxc 1 56 12>, 17 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio"; 18 gpio-ranges = <&iomuxc 0 89 9>, 24 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio"; 25 gpio-ranges = <&iomuxc 0 123 1>, 31 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio"; 32 gpio-ranges = <&iomuxc 0 146 4>, [all …]
|
H A D | imx8qm-ss-lsio.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright 2019-2020 NXP 8 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; 9 gpio-ranges = <&iomuxc 0 0 6>, 15 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; 16 gpio-ranges = <&iomuxc 0 40 4>, 23 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; 24 gpio-ranges = <&iomuxc 0 80 4>, 30 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; 31 gpio-ranges = <&iomuxc 0 114 2>, [all …]
|
H A D | imx8dxl-ss-lsio.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 7 compatible = "nxp,imx8dxl-fspi"; 12 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; 14 gpio-ranges = <&iomuxc 0 47 13>, 21 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; 23 gpio-ranges = <&iomuxc 4 74 5>, 28 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; 30 gpio-ranges = <&iomuxc 1 98 2>, 36 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; 38 gpio-ranges = <&iomuxc 0 115 4>, [all …]
|
H A D | imx8-ss-vpu.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 8 #address-cells = <1>; 9 #size-cells = <1>; 12 power-domains = <&pd IMX_SC_R_VPU>; 16 compatible = "fsl,imx6sx-mu"; 19 #mbox-cells = <2>; 20 power-domains = <&pd IMX_SC_R_VPU_MU_0>; 25 compatible = "fsl,imx6sx-mu"; 28 #mbox-cells = <2>; 29 power-domains = <&pd IMX_SC_R_VPU_MU_1>; [all …]
|
H A D | imx8mn.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx8mn-clock.h> 7 #include <dt-bindings/power/imx8mn-power.h> 8 #include <dt-bindings/reset/imx8mq-reset.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/thermal/thermal.h> 14 #include "imx8mn-pinfunc.h" 17 interrupt-parent = <&gic>; [all …]
|
H A D | imx93.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx93-clock.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/power/fsl,imx93-power.h> 11 #include <dt-bindings/thermal/thermal.h> 13 #include "imx93-pinfunc.h" 16 interrupt-parent = <&gic>; 17 #address-cells = <2>; [all …]
|
H A D | imx8mp.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx8mp-clock.h> 7 #include <dt-bindings/power/imx8mp-power.h> 8 #include <dt-bindings/reset/imx8mp-reset.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/interconnect/fsl,imx8mp.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/thermal/thermal.h> 15 #include "imx8mp-pinfunc.h" [all …]
|
H A D | imx8mm.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx8mm-clock.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/power/imx8mm-power.h> 11 #include <dt-bindings/reset/imx8mq-reset.h> 12 #include <dt-bindings/thermal/thermal.h> 14 #include "imx8mm-pinfunc.h" 17 interrupt-parent = <&gic>; [all …]
|
H A D | imx8mq.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel@pengutronix.de> 7 #include <dt-bindings/clock/imx8mq-clock.h> 8 #include <dt-bindings/power/imx8mq-power.h> 9 #include <dt-bindings/reset/imx8mq-reset.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include "dt-bindings/input/input.h" 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/thermal/thermal.h> 14 #include <dt-bindings/interconnect/imx8mq.h> [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/mailbox/ |
H A D | fsl,mu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mailbox/fsl,mu.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: NXP i.MX Messaging Unit (MU) 10 - Dong Aisheng <aisheng.dong@nxp.com> 15 and control) through the MU interface. The MU also provides the ability 18 Because the MU manages the messaging between processors, the MU uses 20 Therefore, the MU must synchronize the accesses from one side to the 21 other. The MU accomplishes synchronization using two sets of matching [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/ |
H A D | fsl,mu-msi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/interrupt-controller/fsl,mu-msi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Freescale/NXP i.MX Messaging Unit (MU) work as msi controller 10 - Frank Li <Frank.Li@nxp.com> 15 and control) through the MU interface. The MU also provides the ability 19 Because the MU manages the messaging between processors, the MU uses 21 Therefore, the MU must synchronize the accesses from one side to the 22 other. The MU accomplishes synchronization using two sets of matching [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/media/ |
H A D | amphion,vpu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Ming Qian <ming.qian@nxp.com> 12 - Shijie Qin <shijie.qin@nxp.com> 14 description: |- 20 pattern: "^vpu@[0-9a-f]+$" 24 - enum: 25 - nxp,imx8qm-vpu 26 - nxp,imx8qxp-vpu [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/remoteproc/ |
H A D | fsl,imx-rproc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/remoteproc/fsl,imx-rproc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: NXP i.MX Co-Processor 10 This binding provides support for ARM Cortex M4 Co-processor found on some NXP iMX SoCs. 13 - Peng Fan <peng.fan@nxp.com> 18 - fsl,imx6sx-cm4 19 - fsl,imx7d-cm4 20 - fsl,imx7ulp-cm4 [all …]
|
/openbmc/linux/drivers/irqchip/ |
H A D | irq-imx-mu-msi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Freescale MU used as MSI controller 10 * Based on drivers/mailbox/imx-mailbox.c 50 #define IMX_MU_xCR_RIEn(data, x) ((data->cfg->type) & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x)))) 51 #define IMX_MU_xSR_RFn(data, x) ((data->cfg->type) & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x)))) 73 iowrite32(val, msi_data->regs + offs); in imx_mu_write() 78 return ioread32(msi_data->regs + offs); in imx_mu_read() 86 raw_spin_lock_irqsave(&msi_data->lock, flags); in imx_mu_xcr_rmw() 87 val = imx_mu_read(msi_data, msi_data->cfg->xCR[type]); in imx_mu_xcr_rmw() 90 imx_mu_write(msi_data, val, msi_data->cfg->xCR[type]); in imx_mu_xcr_rmw() [all …]
|
/openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx7s.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 6 #include <dt-bindings/clock/imx7d-clock.h> 7 #include <dt-bindings/power/imx7-power.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/reset/imx7-reset.h> 12 #include "imx7d-pinfunc.h" 15 #address-cells = <1>; 16 #size-cells = <1>; [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | imx7ulp.dtsi | 2 * Copyright 2015-2016 Freescale Semiconductor, Inc. 9 #include <dt-bindings/clock/imx7ulp-clock.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/gpio/gpio.h> 13 #include "imx7ulp-pinfunc.h" 16 interrupt-parent = <&intc>; 37 #address-cells = <1>; 38 #size-cells = <0>; 41 compatible = "arm,cortex-a7"; 47 reserved-memory { [all …]
|
/openbmc/linux/drivers/mailbox/ |
H A D | imx-mailbox.c | 1 // SPDX-License-Identifier: GPL-2.0 24 /* TX0/RX0/RXDB[0-3] */ 118 #define IMX_MU_xSR_GIPn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(28 + (3 - (x)))) 119 #define IMX_MU_xSR_RFn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x)))) 120 #define IMX_MU_xSR_TEn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(20 + (3 - (x)))) 123 #define IMX_MU_xCR_GIEn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(28 + (3 - (x)))) 125 #define IMX_MU_xCR_RIEn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x)))) 127 #define IMX_MU_xCR_TIEn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(20 + (3 - (x)))) 129 #define IMX_MU_xCR_GIRn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(16 + (3 - (x)))) 130 /* MU reset */ [all …]
|
/openbmc/linux/drivers/remoteproc/ |
H A D | imx_rproc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6 #include <dt-bindings/firmware/imx/rsrc.h> 7 #include <linux/arm-smccc.h> 74 * struct imx_rproc_mem - slim internal memory structure 124 /* TCM CODE NON-SECURE */ 132 /* TCM SYS NON-SECURE*/ 185 /* QSPI Code - alias */ 187 /* DDR (Code) - alias */ 191 /* OCRAM_S - alias */ 205 /* TCML - alias */ [all …]
|
/openbmc/linux/ |
H A D | opengrok0.0.log | 1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz' 2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz' 3 2024-12-2 [all...] |
H A D | opengrok1.0.log | 1 2024-12-28 20:07:11.902-0600 FINER t583 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' 2 2024-12-28 20:07:11.913-0600 FINEST t583 Statistics.logIt: Added: '/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' (CAnalyzer) (took 116 ms) 3 2024-12-28 20:07:11.899-0600 FINER t593 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/tools/testing/selftests/powerpc/tm/tm-signa [all...] |
H A D | opengrok2.0.log | 1 2024-12-28 20:05:26.116-0600 FINEST t586 Statistics.logIt: Added: '/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/rtnetlink.sh' (ShAnalyzer) (took 79 ms) 2 2024-12-28 20:05:26.112-0600 FINER t592 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/qemu',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/qemu/chardev/spice.c' 3 2024-12-28 20:05:26.116-0600 FINEST t592 Statistics.logIt: Added: '/openbmc/qemu/chardev/spice.c' (CAnalyzer) (took 33 ms) 4 2024-1 [all...] |