Home
last modified time | relevance | path

Searched full:prcm (Results 1 – 25 of 184) sorted by relevance

12345678

/openbmc/linux/arch/arm/mach-omap2/
H A Dclkt2xxx_virt_prcm_set.c58 * Set virt_prcm_set's rate to the mpu_speed field of the current PRCM set.
101 const struct prcm_config *prcm; in omap2_select_table_rate() local
105 for (prcm = rate_table; prcm->mpu_speed; prcm++) { in omap2_select_table_rate()
106 if (!(prcm->flags & cpu_mask)) in omap2_select_table_rate()
109 if (prcm->xtal_speed != sys_ck_rate) in omap2_select_table_rate()
112 if (prcm->mpu_speed <= rate) { in omap2_select_table_rate()
113 found_speed = prcm->mpu_speed; in omap2_select_table_rate()
124 curr_prcm_set = prcm; in omap2_select_table_rate()
127 if (prcm->dpll_speed == cur_rate / 2) { in omap2_select_table_rate()
129 } else if (prcm->dpll_speed == cur_rate * 2) { in omap2_select_table_rate()
[all …]
H A Domap_hwmod_2xxx_ipblock_data.c196 .prcm = {
211 .prcm = {
226 .prcm = {
241 .prcm = {
256 .prcm = {
271 .prcm = {
286 .prcm = {
301 .prcm = {
316 .prcm = {
331 .prcm = {
[all …]
H A Dopp2430_data.c10 * The OMAP2 processor can be run at several discrete 'PRCM configurations'.
37 * Key dividers which make up a PRCM set. Ratios for a PRCM are mandated.
55 /* PRCM #4 - ratio2 (ES2.1) - FAST */
63 /* PRCM #2 - ratio1 (ES2) - FAST */
71 /* PRCM #5a - ratio1 - FAST */
79 /* PRCM #5b - ratio1 - FAST */
87 /* PRCM #4 - ratio1 (ES2.1) - SLOW */
95 /* PRCM #2 - ratio1 (ES2) - SLOW */
103 /* PRCM #5a - ratio1 - SLOW */
111 /* PRCM #5b - ratio1 - SLOW*/
[all …]
H A Dprm_common.c9 * interrupt handler refers to it as the "PRCM interrupt." The
51 * by the PRCM interrupt handler code. There will be one 'chip' per
58 * prcm_irq_setup: the PRCM IRQ parameters for the hardware the code
94 * PRCM Interrupt Handler
96 * This is a common handler for the OMAP PRCM interrupts. Pending
110 * If we are suspended, mask all interrupts from PRCM level, in omap_prcm_irq_handler()
116 * returning, or spurious PRCM interrupts may occur during in omap_prcm_irq_handler()
162 * omap_prcm_event_to_irq - given a PRCM event name, returns the
164 * @name: name of the PRCM interrupt bit to look up - see struct omap_prcm_irq
196 pr_err("PRCM: IRQ handler not initialized; cannot cleanup\n"); in omap_prcm_irq_cleanup()
[all …]
H A Domap_hwmod_81xx_data.c167 .prcm = {
194 .prcm = {
236 .prcm = {
273 .prcm = {
294 .prcm = {
315 .prcm = {
353 .prcm = {
390 .prcm = {
410 .prcm = {
482 .prcm = {
[all …]
H A Dopp2420_data.c10 * The OMAP2 processor can be run at several discrete 'PRCM configurations'.
39 * Key dividers which make up a PRCM set. Ratios for a PRCM are mandated.
57 /* PRCM I - FAST */
64 /* PRCM II - FAST */
77 /* PRCM III - FAST */
90 /* PRCM II - SLOW */
103 /* PRCM III - SLOW */
116 /* PRCM-VII (boot-bypass) */
123 /* PRCM-VII (boot-bypass) */
H A Dcm_common.c43 * @prcm_inst: pointer to an s16 to return the PRCM instance offset
47 * the PRCM instance offset and IDLEST register ID back to the caller
70 * @part: PRCM partition
71 * @prcm_mod: PRCM module offset
75 * Wait for the PRCM to indicate that the module identified by
96 * @part: PRCM partition
97 * @prcm_mod: PRCM module offset
101 * Wait for the PRCM to indicate that the module identified by
123 * @part: PRCM partition
124 * @inst: PRCM instance
[all …]
H A Domap_hwmod_3xxx_data.c104 .prcm = {
153 .prcm = {
168 .prcm = {
183 .prcm = {
198 .prcm = {
213 .prcm = {
228 .prcm = {
243 .prcm = {
258 .prcm = {
273 .prcm = {
[all …]
H A Domap_hwmod_2430_data.c75 .prcm = {
98 .prcm = {
113 .prcm = {
128 .prcm = {
141 .prcm = {
173 .prcm = {
217 .prcm = {
233 .prcm = {
249 .prcm = {
265 .prcm = {
[all …]
H A Dprcm_mpu54xx.h3 * OMAP54xx PRCM MPU instance offset macros
45 * The PRCM_MPU is a local PRCM inside the MPU subsystem. For the PRCM (global)
47 * programming model as the global PRCM and thus can be assimilate as two new
48 * MOD inside the PRCM
H A Dprcm44xx.h3 * OMAP4 PRCM definitions
11 * the PRM/CM/PRCM blocks on the OMAP4 devices: PRM, CM1, CM2,
19 * OMAP4 PRCM partition IDs
44 * OMAP4_MAX_PRCM_PARTITIONS: set to the highest value of the PRCM partition
H A DMakefile106 # PRCM
111 omap-prcm-4-5-common = cminst44xx.o prm44xx.o \
114 obj-$(CONFIG_ARCH_OMAP4) += $(omap-prcm-4-5-common)
115 obj-$(CONFIG_SOC_OMAP5) += $(omap-prcm-4-5-common)
116 obj-$(CONFIG_SOC_DRA7XX) += $(omap-prcm-4-5-common)
117 am33xx-43xx-prcm-common += prm33xx.o cm33xx.o
118 obj-$(CONFIG_SOC_TI81XX) += $(am33xx-43xx-prcm-common)
119 obj-$(CONFIG_SOC_AM33XX) += $(am33xx-43xx-prcm-common)
120 obj-$(CONFIG_SOC_AM43XX) += $(omap-prcm-4-5-common) \
121 $(am33xx-43xx-prcm-common)
[all …]
H A Dprcm_mpu44xx.h3 * OMAP44xx PRCM MPU instance offset macros
46 * The PRCM_MPU is a local PRCM inside the MPU subsystem. For the PRCM (global)
48 * programming model as the global PRCM and thus can be assimilate as two new
49 * MOD inside the PRCM
H A Dcminst44xx.c30 #include "prcm-common.h"
78 * @part: PRCM partition ID that the CM_CLKCTRL register exists in
95 * @part: PRCM partition ID that the CM_CLKCTRL register exists in
173 * @part: PRCM partition ID that the CM_CLKSTCTRL register exists in
192 * @part: PRCM partition ID that the CM_CLKSTCTRL register exists in
212 * @part: PRCM partition ID that the clockdomain registers exist in
226 * @part: PRCM partition ID that the clockdomain registers exist in
241 * @part: PRCM partition ID that the clockdomain registers exist in
264 * @part: PRCM partition ID that the CM_CLKCTRL register exists in
288 * @part: PRCM partition ID that the CM_CLKCTRL register exists in
[all …]
/openbmc/u-boot/arch/arm/mach-omap2/omap5/
H A Dhw_data.c21 struct prcm_regs const **prcm = variable
386 (*prcm)->cm_l4per_clkstctrl, in enable_basic_clocks()
387 (*prcm)->cm_l3init_clkstctrl, in enable_basic_clocks()
388 (*prcm)->cm_memif_clkstctrl, in enable_basic_clocks()
389 (*prcm)->cm_l4cfg_clkstctrl, in enable_basic_clocks()
391 (*prcm)->cm_gmac_clkstctrl, in enable_basic_clocks()
397 (*prcm)->cm_l3_gpmc_clkctrl, in enable_basic_clocks()
398 (*prcm)->cm_memif_emif_1_clkctrl, in enable_basic_clocks()
399 (*prcm)->cm_memif_emif_2_clkctrl, in enable_basic_clocks()
400 (*prcm)->cm_l4cfg_l4_cfg_clkctrl, in enable_basic_clocks()
[all …]
/openbmc/u-boot/arch/arm/mach-omap2/
H A Dclocks-common.c58 ind = (readl((*prcm)->cm_sys_clksel) & in __get_sys_clk_index()
327 (struct dpll_regs *)((*prcm)->cm_clkmode_dpll_mpu); in configure_mpu_dpll()
328 bypass_dpll((*prcm)->cm_clkmode_dpll_mpu); in configure_mpu_dpll()
329 clrbits_le32((*prcm)->cm_mpu_mpu_clkctrl, in configure_mpu_dpll()
331 setbits_le32((*prcm)->cm_mpu_mpu_clkctrl, in configure_mpu_dpll()
339 do_setup_dpll((*prcm)->cm_clkmode_dpll_mpu, params, DPLL_LOCK, "mpu"); in configure_mpu_dpll()
364 clrsetbits_le32((*prcm)->cm_clksel_dpll_usb, in setup_usb_dpll()
369 do_setup_dpll((*prcm)->cm_clkmode_dpll_usb, params, DPLL_LOCK, "usb"); in setup_usb_dpll()
390 do_setup_dpll((*prcm)->cm_clkmode_dpll_core, params, in setup_dplls()
393 do_setup_dpll((*prcm)->cm_clkmode_dpll_core, params, in setup_dplls()
[all …]
/openbmc/u-boot/arch/arm/mach-omap2/omap4/
H A Dhw_data.c19 struct prcm_regs const **prcm = variable
331 (*prcm)->cm_l4per_clkstctrl, in enable_basic_clocks()
332 (*prcm)->cm_l3init_clkstctrl, in enable_basic_clocks()
333 (*prcm)->cm_memif_clkstctrl, in enable_basic_clocks()
334 (*prcm)->cm_l4cfg_clkstctrl, in enable_basic_clocks()
339 (*prcm)->cm_l3_gpmc_clkctrl, in enable_basic_clocks()
340 (*prcm)->cm_memif_emif_1_clkctrl, in enable_basic_clocks()
341 (*prcm)->cm_memif_emif_2_clkctrl, in enable_basic_clocks()
342 (*prcm)->cm_l4cfg_l4_cfg_clkctrl, in enable_basic_clocks()
343 (*prcm)->cm_wkup_gpio1_clkctrl, in enable_basic_clocks()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/arm/omap/
H A Dprcm.txt1 OMAP PRCM bindings
4 a DT hierarchy. Each TI SoC can have multiple PRCM entities listed for it,
12 "ti,am3-prcm"
13 "ti,am4-prcm"
14 "ti,omap2-prcm"
28 "ti,dm814-prcm"
29 "ti,dm816-prcm"
30 - reg: Contains PRCM module register address range
/openbmc/u-boot/arch/arm/mach-sunxi/
H A Dprcm.c20 #include <asm/arch/prcm.h>
26 struct sunxi_prcm_reg *prcm = in prcm_apb0_enable() local
30 setbits_le32(&prcm->apb0_gate, flags); in prcm_apb0_enable()
33 setbits_le32(&prcm->apb0_reset, flags); in prcm_apb0_enable()
38 struct sunxi_prcm_reg *prcm = in prcm_apb0_disable() local
42 clrbits_le32(&prcm->apb0_reset, flags); in prcm_apb0_disable()
45 clrbits_le32(&prcm->apb0_gate, flags); in prcm_apb0_disable()
/openbmc/linux/drivers/clk/sunxi/
H A DKconfig21 bool "Legacy A31 PRCM driver"
24 Legacy clock driver for the A31 PRCM clocks. Those are
28 bool "Legacy sun8i PRCM driver"
31 Legacy clock driver for the sun8i family PRCM clocks.
36 bool "Legacy A80 PRCM driver"
39 Legacy clock driver for the A80 PRCM clocks. Those are
/openbmc/linux/Documentation/devicetree/bindings/arm/sunxi/
H A Dallwinner,sun9i-a80-prcm.yaml4 $id: http://devicetree.org/schemas/arm/sunxi/allwinner,sun9i-a80-prcm.yaml#
7 title: Allwinner A80 PRCM
15 const: allwinner,sun9i-a80-prcm
28 prcm@8001400 {
29 compatible = "allwinner,sun9i-a80-prcm";
/openbmc/u-boot/arch/arm/mach-omap2/omap3/
H A Dclock.c30 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in get_osc_clk_speed()
121 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll3_init_34xx()
233 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll4_init_34xx()
286 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll5_init_34xx()
310 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in mpu_init_34xx()
337 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in iva_init_34xx()
378 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll3_init_36xx()
483 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll4_init_36xx()
526 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll5_init_36xx()
548 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in mpu_init_36xx()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Dallwinner,sun8i-a23-prcm.yaml4 $id: http://devicetree.org/schemas/mfd/allwinner,sun8i-a23-prcm.yaml#
7 title: Allwinner A23 PRCM
17 const: allwinner,sun8i-a23-prcm
120 prcm@1f01400 {
121 compatible = "allwinner,sun8i-a23-prcm";
/openbmc/linux/arch/arm/mach-sunxi/
H A Dplatsmp.c44 node = of_find_compatible_node(NULL, NULL, "allwinner,sun6i-a31-prcm"); in sun6i_smp_prepare_cpus()
46 pr_err("Missing A31 PRCM node in the device tree\n"); in sun6i_smp_prepare_cpus()
53 pr_err("Couldn't map A31 PRCM registers\n"); in sun6i_smp_prepare_cpus()
129 node = of_find_compatible_node(NULL, NULL, "allwinner,sun8i-a23-prcm"); in sun8i_smp_prepare_cpus()
131 pr_err("Missing A23 PRCM node in the device tree\n"); in sun8i_smp_prepare_cpus()
138 pr_err("Couldn't map A23 PRCM registers\n"); in sun8i_smp_prepare_cpus()
/openbmc/linux/drivers/clk/sunxi-ng/
H A DKconfig21 tristate "Support for the Allwinner D1/R528/T113 PRCM CCU"
36 tristate "Support for the Allwinner A100 PRCM CCU"
51 tristate "Support for the Allwinner H6 and H616 PRCM CCU"
117 tristate "Support for Allwinner SoCs' PRCM CCUs"

12345678