Home
last modified time | relevance | path

Searched full:ctl0 (Results 1 – 25 of 28) sorted by relevance

12

/openbmc/linux/arch/arm/mach-sa1100/
H A Dneponset.c87 GPIO_LOOKUP("neponset-mdm-ctl0", 2, "rts", GPIO_ACTIVE_LOW),
88 GPIO_LOOKUP("neponset-mdm-ctl0", 3, "dtr", GPIO_ACTIVE_LOW),
99 GPIO_LOOKUP("neponset-mdm-ctl0", 0, "rts", GPIO_ACTIVE_LOW),
100 GPIO_LOOKUP("neponset-mdm-ctl0", 1, "dtr", GPIO_ACTIVE_LOW),
326 neponset_init_gpio(&d->gpio[1], &dev->dev, "neponset-mdm-ctl0", in neponset_probe()
/openbmc/linux/arch/arm/boot/dts/nvidia/
H A Dtegra124-jetson-tk1-emc.dtsi425 nvidia,emc-bgbias-ctl0 = <0x00000008>;
593 nvidia,emc-bgbias-ctl0 = <0x00000008>;
761 nvidia,emc-bgbias-ctl0 = <0x00000008>;
929 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1097 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1265 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1433 nvidia,emc-bgbias-ctl0 = <0x00000000>;
1601 nvidia,emc-bgbias-ctl0 = <0x00000000>;
1769 nvidia,emc-bgbias-ctl0 = <0x00000000>;
1937 nvidia,emc-bgbias-ctl0 = <0x00000000>;
[all …]
H A Dtegra124-apalis-emc.dtsi321 nvidia,emc-bgbias-ctl0 = <0x00000008>;
418 nvidia,emc-bgbias-ctl0 = <0x00000008>;
515 nvidia,emc-bgbias-ctl0 = <0x00000008>;
612 nvidia,emc-bgbias-ctl0 = <0x00000008>;
709 nvidia,emc-bgbias-ctl0 = <0x00000008>;
806 nvidia,emc-bgbias-ctl0 = <0x00000008>;
903 nvidia,emc-bgbias-ctl0 = <0x00000000>;
1000 nvidia,emc-bgbias-ctl0 = <0x00000000>;
1097 nvidia,emc-bgbias-ctl0 = <0x00000000>;
1194 nvidia,emc-bgbias-ctl0 = <0x00000000>;
[all …]
H A Dtegra124-nyan-blaze-emc.dtsi387 nvidia,emc-bgbias-ctl0 = <0x00000008>;
555 nvidia,emc-bgbias-ctl0 = <0x00000008>;
723 nvidia,emc-bgbias-ctl0 = <0x00000008>;
891 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1059 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1227 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1395 nvidia,emc-bgbias-ctl0 = <0x00000000>;
1563 nvidia,emc-bgbias-ctl0 = <0x00000000>;
1731 nvidia,emc-bgbias-ctl0 = <0x00000000>;
1899 nvidia,emc-bgbias-ctl0 = <0x00000000>;
H A Dtegra124-nyan-big-emc.dtsi1138 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1306 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1474 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1642 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1810 nvidia,emc-bgbias-ctl0 = <0x00000008>;
1978 nvidia,emc-bgbias-ctl0 = <0x00000008>;
2146 nvidia,emc-bgbias-ctl0 = <0x00000000>;
2314 nvidia,emc-bgbias-ctl0 = <0x00000000>;
2482 nvidia,emc-bgbias-ctl0 = <0x00000000>;
2650 nvidia,emc-bgbias-ctl0 = <0x00000000>;
[all …]
/openbmc/linux/drivers/net/ethernet/broadcom/
H A Dbgmac.c112 int i, int len, u32 ctl0) in bgmac_dma_tx_add_buf() argument
119 ctl0 |= BGMAC_DESC_CTL0_EOT; in bgmac_dma_tx_add_buf()
127 dma_desc->ctl0 = cpu_to_le32(ctl0); in bgmac_dma_tx_add_buf()
251 u32 ctl0, ctl1; in bgmac_dma_tx_free() local
257 ctl0 = le32_to_cpu(ring->cpu_base[slot_idx].ctl0); in bgmac_dma_tx_free()
260 if (ctl0 & BGMAC_DESC_CTL0_SOF) in bgmac_dma_tx_free()
381 u32 ctl0 = 0, ctl1 = 0; in bgmac_dma_rx_setup_desc() local
384 ctl0 |= BGMAC_DESC_CTL0_EOT; in bgmac_dma_rx_setup_desc()
393 dma_desc->ctl0 = cpu_to_le32(ctl0); in bgmac_dma_rx_setup_desc()
H A Dbgmac.h401 __le32 ctl0; member
/openbmc/u-boot/arch/arm/mach-keystone/include/mach/
H A Dxhci-keystone.h14 unsigned int phy_utmi; /* ctl0 */
/openbmc/linux/drivers/spi/
H A Dspi-aspeed-smc.c73 u32 ctl0; member
681 chip->ctl = aspi->regs + data->ctl0 + cs * 4; in aspeed_spi_setup()
1113 .ctl0 = CE0_CTRL_REG,
1127 .ctl0 = 0x04,
1139 .ctl0 = CE0_CTRL_REG,
1153 .ctl0 = CE0_CTRL_REG,
1168 .ctl0 = CE0_CTRL_REG,
1183 .ctl0 = CE0_CTRL_REG,
H A Dspi-sprd.c50 /* Bits & mask definition for register CTL0 */
/openbmc/linux/drivers/dma/
H A Dpch_dma.c210 val = dma_readl(pd, CTL0); in pdc_set_dir()
225 dma_writel(pd, CTL0, val); in pdc_set_dir()
261 val = dma_readl(pd, CTL0); in pdc_set_mode()
265 dma_writel(pd, CTL0, val); in pdc_set_mode()
744 pd->regs.dma_ctl0 = dma_readl(pd, CTL0); in pch_dma_save_regs()
767 dma_writel(pd, CTL0, pd->regs.dma_ctl0); in pch_dma_restore_regs()
/openbmc/linux/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_ctl.c740 * In bonded DSI case, CTL0 and CTL1 are always assigned to two DSI in mdp5_ctlm_init()
741 * interfaces to support single FLUSH feature (Flush CTL0 and CTL1 when in mdp5_ctlm_init()
742 * only write into CTL0's FLUSH register) to keep two DSI pipes in sync. in mdp5_ctlm_init()
750 /* Reserve CTL0/1 for INTF1/2 */ in mdp5_ctlm_init()
/openbmc/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dnvidia,tegra124-emc.yaml96 nvidia,emc-bgbias-ctl0:
321 - nvidia,emc-bgbias-ctl0
389 nvidia,emc-bgbias-ctl0 = <0x00000008>;
/openbmc/linux/drivers/soc/mediatek/
H A Dmtk-svs.c235 CTL0, enumerator
293 [CTL0] = 0xc88,
396 * @ctl0: TS-x selection
458 u32 ctl0; member
1129 svs_writel_relaxed(svsp, svsb->ctl0, CTL0); in svs_set_bank_phase()
2139 .ctl0 = 0x00540003,
2168 .ctl0 = 0x00540003,
2199 .ctl0 = 0x00010001,
2223 .ctl0 = 0x00000001,
2246 .ctl0 = 0x00100003,
[all …]
/openbmc/u-boot/board/freescale/mx51evk/
H A Dimximage.cfg100 /* Write to CTL0 */
/openbmc/linux/Documentation/devicetree/bindings/display/
H A Dlvds.yaml77 CTL0: HSync
/openbmc/linux/drivers/phy/amlogic/
H A Dphy-meson8-hdmi-tx.c21 * HHI_HDMI_PHY_CNTL0 register. CTL0 and CTL1 is all we know about.
/openbmc/linux/drivers/net/wireless/broadcom/b43/
H A Ddma.c184 u32 ctl0 = 0, ctl1 = 0; in op64_fill_descriptor() local
196 ctl0 |= B43_DMA64_DCTL0_DTABLEEND; in op64_fill_descriptor()
198 ctl0 |= B43_DMA64_DCTL0_FRAMESTART; in op64_fill_descriptor()
200 ctl0 |= B43_DMA64_DCTL0_FRAMEEND; in op64_fill_descriptor()
202 ctl0 |= B43_DMA64_DCTL0_IRQ; in op64_fill_descriptor()
207 desc->dma64.control0 = cpu_to_le32(ctl0); in op64_fill_descriptor()
/openbmc/qemu/include/hw/misc/
H A Dxlnx-versal-cframe-reg.h74 REG32(CTL0, 0x80)
/openbmc/u-boot/arch/arm/lib/
H A Dasm-offsets.c48 DEFINE(ESDRAMC_ESDCTL0, offsetof(struct esdramc_regs, ctl0)); in main()
/openbmc/linux/drivers/gpu/drm/loongson/
H A Dlsdc_regs.h323 * data island. The values of CTL0, CTL1, CTL2, and CTL3 indicate the type of
/openbmc/u-boot/drivers/net/
H A Dsunxi_emac.c293 /* Set MAC CTL0 */ in emac_setup()
/openbmc/u-boot/arch/arm/include/asm/arch-mx25/
H A Dimx-regs.h53 u32 ctl0; /* control 0 */ member
/openbmc/qemu/hw/misc/
H A Dxlnx-versal-cframe-reg.c344 },{ .name = "CTL0", .addr = A_CTL0,
/openbmc/linux/drivers/net/ethernet/allwinner/
H A Dsun4i-emac.c373 /* set MAC CTL0 */ in emac_setup()

12