Home
last modified time | relevance | path

Searched full:clk_i2c0 (Results 1 – 25 of 50) sorted by relevance

12

/openbmc/linux/include/dt-bindings/clock/
H A Dexynos5410.h40 #define CLK_I2C0 261 macro
H A Dmicrochip,mpfs-clock.h26 #define CLK_I2C0 15 macro
H A Dactions,s500-cmu.h39 #define CLK_I2C0 19 macro
H A Dactions,s700-cmu.h74 #define CLK_I2C0 50 macro
H A Dactions,s900-cmu.h56 #define CLK_I2C0 38 macro
H A Dexynos5250.h98 #define CLK_I2C0 294 macro
H A Ds5pv210.h169 #define CLK_I2C0 151 macro
H A Dexynos5420.h70 #define CLK_I2C0 261 macro
H A Dexynos4.h155 #define CLK_I2C0 317 macro
H A Dexynos3250.h220 #define CLK_I2C0 214 macro
H A Dsprd,sc9860-clk.h90 #define CLK_I2C0 7 macro
H A Drockchip,rv1126-cru.h26 #define CLK_I2C0 12 macro
H A Drockchip,rk3588-cru.h643 #define CLK_I2C0 628 macro
H A Drk3568-cru.h20 #define CLK_I2C0 7 macro
/openbmc/linux/Documentation/devicetree/bindings/i2c/
H A Di2c-owl.yaml58 clocks = <&cmu CLK_I2C0>;
H A Dsamsung,s3c2410-i2c.yaml115 clocks = <&clock CLK_I2C0>;
/openbmc/linux/drivers/clk/hisilicon/
H A Dclk-hix5hd2.c101 {HIX5HD2_I2C0_CLK, "clk_i2c0", "100m",
103 {HIX5HD2_I2C0_RST, "rst_i2c0", "clk_i2c0",
H A Dcrg-hi3798cv200.c105 { HISTB_I2C0_CLK, "clk_i2c0", "clk_apb",
/openbmc/linux/drivers/clk/actions/
H A Dowl-s700.c204 static OWL_GATE(clk_i2c0, "i2c0", "hosc", CMU_DEVCLKEN1, 0, 0, 0);
459 &clk_i2c0.common,
542 [CLK_I2C0] = &clk_i2c0.common.hw,
/openbmc/linux/arch/arm64/boot/dts/actions/
H A Ds700.dtsi183 clocks = <&cmu CLK_I2C0>;
H A Ds900.dtsi195 clocks = <&cmu CLK_I2C0>;
/openbmc/linux/arch/arm/boot/dts/actions/
H A Dowl-s500.dtsi199 clocks = <&cmu CLK_I2C0>;
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos5410.c204 GATE(CLK_I2C0, "i2c0", "aclk66", GATE_IP_PERIC, 6, 0, 0),
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos5410.dtsi263 clocks = <&clock CLK_I2C0>;
/openbmc/linux/drivers/clk/microchip/
H A Dclk-mpfs.c309 CLK_PERIPH(CLK_I2C0, "clk_periph_i2c0", PARENT_CLK(AHB), 12, 0),

12