/openbmc/linux/arch/arm/boot/dts/samsung/ |
H A D | exynos4212.dtsi | 98 opp-900000000 { 99 opp-hz = /bits/ 64 <900000000>;
|
H A D | exynos5800.dtsi | 63 opp-900000000 { 117 opp-900000000 {
|
H A D | exynos4412.dtsi | 124 opp-900000000 { 125 opp-hz = /bits/ 64 <900000000>;
|
H A D | exynos5420.dtsi | 202 opp-900000000 { 203 opp-hz = /bits/ 64 <900000000>; 243 opp-900000000 { 244 opp-hz = /bits/ 64 <900000000>;
|
/openbmc/linux/arch/arm64/boot/dts/freescale/ |
H A D | imx8dxl.dtsi | 71 opp-900000000 { 72 opp-hz = /bits/ 64 <900000000>;
|
H A D | imx8qxp.dtsi | 140 opp-900000000 { 141 opp-hz = /bits/ 64 <900000000>;
|
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | apple,nco.yaml | 54 clock-frequency = <900000000>;
|
/openbmc/linux/arch/arm64/boot/dts/apple/ |
H A D | t8112-jxxx.dtsi | 80 clock-frequency = <900000000>;
|
H A D | t8103-jxxx.dtsi | 91 clock-frequency = <900000000>;
|
/openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx6ull.dtsi | 15 clock-frequency = <900000000>;
|
/openbmc/linux/Documentation/devicetree/bindings/memory-controllers/ |
H A D | nvidia,tegra30-mc.yaml | 80 maximum: 900000000
|
H A D | nvidia,tegra30-emc.yaml | 69 maximum: 900000000
|
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/ |
H A D | clock_manager_arria10.h | 211 #define CLKMGR_PLL_RAMP_MPUCLK_THRESHOLD_HZ 900000000
|
/openbmc/linux/drivers/clk/ |
H A D | clk-si5351.h | 15 #define SI5351_PLL_VCO_MAX 900000000
|
/openbmc/linux/Documentation/devicetree/bindings/opp/ |
H A D | opp-v2.yaml | 371 opp-900000000 { 379 opp-hz = /bits/ 64 <900000000>;
|
/openbmc/linux/drivers/cpufreq/ |
H A D | imx6q-cpufreq.c | 319 * 2b'11: 900000000Hz on i.MX6ULL only; in imx6ul_opp_check_speed_grading() 334 imx6x_disable_freq_in_opp(dev, 900000000); in imx6ul_opp_check_speed_grading()
|
/openbmc/qemu/tests/qtest/libqos/ |
H A D | igb.c | 74 qtest_clock_step(d->pci_dev.bus->qts, 900000000); in igb_pci_start_hw()
|
/openbmc/linux/arch/arm64/boot/dts/mediatek/ |
H A D | mt8186.dtsi | 731 opp-900000000-3 { 732 opp-hz = /bits/ 64 <900000000>; 737 opp-900000000-4 { 738 opp-hz = /bits/ 64 <900000000>; 743 opp-900000000-5 { 744 opp-hz = /bits/ 64 <900000000>;
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | exynos5800-peach-pi.dts | 57 arm-frequency = <900000000>;
|
/openbmc/linux/arch/arm/boot/dts/nvidia/ |
H A D | tegra30-asus-tf201.dts | 615 /delete-node/ opp-900000000; 625 /delete-node/ opp-900000000-1350;
|
H A D | tegra30-peripherals-opp.dtsi | 381 opp-900000000-1350 { 383 opp-hz = /bits/ 64 <900000000>; 513 opp-900000000 { 514 opp-hz = /bits/ 64 <900000000>;
|
H A D | tegra30-asus-tf700t.dts | 805 /delete-node/ opp-900000000; 809 /delete-node/ opp-900000000-1350;
|
/openbmc/u-boot/arch/arm/include/asm/arch-imx8/sci/ |
H A D | types.h | 67 #define SC_900MHZ 900000000U /* 900MHz */
|
/openbmc/linux/drivers/media/tuners/ |
H A D | mxl5005s.c | 2384 if (state->RF_LO > 650000000UL && state->RF_LO <= 900000000UL) { in MXL_TuneRF() 2391 if (state->RF_LO > 900000000UL) in MXL_TuneRF() 2456 if (state->RF_LO > 850000000UL && state->RF_LO <= 900000000UL) { in MXL_TuneRF() 2605 FmaxBin = 900000000UL ; in MXL_TuneRF() 2735 FmaxBin = 900000000UL ; in MXL_TuneRF() 2866 if (state->RF_IN >= 760000000 && state->RF_IN <= 900000000) { in MXL_TuneRF() 2928 if (state->RF_IN >= 760000000 && state->RF_IN <= 900000000) { in MXL_TuneRF() 2976 if (state->RF_IN >= 640000000 && state->RF_IN <= 900000000) { in MXL_TuneRF() 3058 state->RF_IN <= 900000000) { in MXL_TuneRF() 3107 if (state->RF_IN >= 640000000 && state->RF_IN <= 900000000) { in MXL_TuneRF() [all …]
|
/openbmc/linux/drivers/clk/qcom/ |
H A D | gpucc-sm6125.c | 151 F(900000000, P_GPU_CC_PLL0_OUT_AUX2, 2, 0, 0),
|