Home
last modified time | relevance | path

Searched +full:1 +full:w (Results 1 – 25 of 1118) sorted by relevance

12345678910>>...45

/openbmc/linux/arch/sh/drivers/pci/
H A Dpcie-sh7786.h13 #define SH4A_PCIE_SPW_BASE1 0xFE200000 /* spw config address for controller 1 (Rev1.14)*/
18 #define SH4A_PCI_CNFG_BASE1 0xFE240000 /* pci config address for controller 1 (Rev1.14)*/
44 #define BITS_BADOPC (5) /* 5 BADOPC 0 R/W */
45 #define MASK_BADOPC (1<<BITS_BADOPC)
46 #define BITS_BADDEST (4) /*4 BADDEST 0 R/W */
47 #define MASK_BADDEST (1<<BITS_BADDEST)
48 #define BITS_UNSOLRESP (3) /* 3 UNSOLRESP 0 R/W */
49 #define MASK_UNSOLRESP (1<<BITS_UNSOLRESP)
50 #define BITS_ERRSNT (1) /* 1 ERRSNT 0 */
51 #define MASK_ERRSNT (1<<BITS_ERRSNT)
[all …]
/openbmc/linux/tools/include/asm-generic/bitops/
H A Dconst_hweight.h8 #define __const_hweight8(w) \ argument
10 ((!!((w) & (1ULL << 0))) + \
11 (!!((w) & (1ULL << 1))) + \
12 (!!((w) & (1ULL << 2))) + \
13 (!!((w) & (1ULL << 3))) + \
14 (!!((w) & (1ULL << 4))) + \
15 (!!((w) & (1ULL << 5))) + \
16 (!!((w) & (1ULL << 6))) + \
17 (!!((w) & (1ULL << 7)))))
19 #define __const_hweight16(w) (__const_hweight8(w) + __const_hweight8((w) >> 8 )) argument
[all …]
/openbmc/linux/include/asm-generic/bitops/
H A Dconst_hweight.h8 #define __const_hweight8(w) \ argument
10 ((!!((w) & (1ULL << 0))) + \
11 (!!((w) & (1ULL << 1))) + \
12 (!!((w) & (1ULL << 2))) + \
13 (!!((w) & (1ULL << 3))) + \
14 (!!((w) & (1ULL << 4))) + \
15 (!!((w) & (1ULL << 5))) + \
16 (!!((w) & (1ULL << 6))) + \
17 (!!((w) & (1ULL << 7)))))
19 #define __const_hweight16(w) (__const_hweight8(w) + __const_hweight8((w) >> 8 )) argument
[all …]
/openbmc/linux/drivers/input/joystick/
H A Dwalkera0701.c62 static inline void walkera0701_parse_frame(struct walkera_dev *w) in walkera0701_parse_frame() argument
70 crc1 += w->buf[i] & 7; in walkera0701_parse_frame()
71 crc2 += (w->buf[i] & 8) >> 3; in walkera0701_parse_frame()
73 if ((w->buf[10] & 7) != (crc1 & 7)) in walkera0701_parse_frame()
75 if (((w->buf[10] & 8) >> 3) != (((crc1 >> 3) + crc2) & 1)) in walkera0701_parse_frame()
78 crc1 += w->buf[i] & 7; in walkera0701_parse_frame()
79 crc2 += (w->buf[i] & 8) >> 3; in walkera0701_parse_frame()
81 if ((w->buf[23] & 7) != (crc1 & 7)) in walkera0701_parse_frame()
83 if (((w->buf[23] & 8) >> 3) != (((crc1 >> 3) + crc2) & 1)) in walkera0701_parse_frame()
85 val1 = ((w->buf[0] & 7) * 256 + w->buf[1] * 16 + w->buf[2]) >> 2; in walkera0701_parse_frame()
[all …]
/openbmc/qemu/hw/display/
H A Dexynos4210_fimd.c46 #elif EXYNOS4210_FIMD_DEBUG == 1
72 #define FIMD_VIDCON0_ENVID_F (1 << 0)
73 #define FIMD_VIDCON0_ENVID (1 << 1)
74 #define FIMD_VIDCON0_ENVID_MASK ((1 << 0) | (1 << 1))
88 #define FIMD_WINCON_ENWIN (1 << 0)
89 #define FIMD_WINCON_BLD_PIX (1 << 6)
90 #define FIMD_WINCON_ALPHA_MUL (1 << 7)
91 #define FIMD_WINCON_ALPHA_SEL (1 << 1)
98 #define FIMD_WINCON_BUFSTAT_L (1 << 21)
99 #define FIMD_WINCON_BUFSTAT_H (1 << 31)
[all …]
/openbmc/qemu/tests/tcg/hexagon/
H A Dhvx_histogram_row.S37 * Step 1: Clean the whole vector register file
79 { v12.tmp = vmem(R0++#1)
92 { r0 = r10 /* R0 = &src[(i + 1) * stride] */
105 v0.w = vdmpy(v0.h, r10.h):sat
108 v1.w = vdmpy(v1.h, r10.h):sat
111 v2.w = vdmpy(v2.h, r10.h):sat
114 v3.w = vdmpy(v3.h, r10.h):sat
117 v4.w = vdmpy(v4.h, r10.h):sat
120 v5.w = vdmpy(v5.h, r10.h):sat
123 v6.w = vdmpy(v6.h, r10.h):sat
[all …]
H A Dmem_noshuf.c29 * The store instruction in slot 1 effectively executes first,
38 " " #ST_OP "(%1) = %3\n\t" \
52 " " #ST_OP "(%1) = %3\n\t" \
100 " memw(%1) = %4\n\t" in MEM_NOSHUF32()
117 " memw(%1) = %4\n\t" in pred_lw_sw_pi()
133 " memd(%1) = %4\n\t" in pred_ld_sd()
150 " memd(%1) = %4\n\t" in pred_ld_sd_pi()
164 " if (!p0) memw(%1) = %3\n\t" in cancel_sw_lb()
178 " if (!p0) memw(%1) = %3\n\t" in cancel_sw_ld()
190 int32_t w[4]; member
[all …]
H A Dhvx_misc.c41 "r1 = #1\n\t" in test_load_tmp()
44 " v12.tmp = vmem(%1 + #0)\n\t" in test_load_tmp()
45 " v4.w = vadd(v12.w, v3.w)\n\t" in test_load_tmp()
47 "v4.w = vadd(v4.w, v12.w)\n\t" in test_load_tmp()
56 expect[i].w[j] = buffer0[i].w[j] + buffer1[i].w[j] + 1; in test_load_tmp()
66 void *pout1 = &output[1]; in test_load_tmp2()
76 " v25:24 += vmpyo(v18.w, v14.h)\n\t" in test_load_tmp2()
80 "vmem(%1 + #0) = v25\n\t" in test_load_tmp2()
86 expect[0].w[i] = 0x180c0000; in test_load_tmp2()
87 expect[1].w[i] = 0x000c1818; in test_load_tmp2()
[all …]
/openbmc/linux/arch/m68k/math-emu/
H A Dfp_util.S9 * 1. Redistributions of source code must retain the above copyright
64 jmi 1f
66 jmi 1f
69 1: printf ,"oops:%p,%p,%p\n",3,%a2@(TASK_MM-8),%a2@(TASK_MM-4),%a2@(TASK_MM)
102 jpl 1f | positive?
103 moveq #1,%d1
105 1: swap %d1
106 move.w #0x3fff+31,%d1
134 lsr.w #8,%d1
136 cmp.w #0xff,%d1 | NaN / Inf?
[all …]
H A Dfp_decode.h9 * 1. Redistributions of source code must retain the above copyright
74 jmp ([0f:w,%pc,%d0*4])
86 jmp ([0f:w,%pc,%d0*4])
116 jmp ([0f:w,%pc,%d0*4])
136 ext.w %d0
143 jne 1\@f
144 printf PDECODE,"d%d",1,%d0
147 1\@: printf PDECODE,"a%d",1,%d0
151 debug lea "'l'.w,%a0"
154 debug lea "'w'.w,%a0"
[all …]
/openbmc/qemu/target/hexagon/imported/mmvec/
H A Dext.idef26 #define __SELF_DEF_EXTINSN 1
215 DSTM(1,VdV.SRCTYPE[i],SATFUNC(RNDFUNC(VuV.SRCTYPE[i],shamt) >> shamt)))
347 unsigned shift = RtV & (fVBYTES()-1);
352 unsigned shift = fVBYTES() - (RtV & (fVBYTES()-1));
370 VdV.ub[k] = VuV.ub[(k+RtV)&(fVBYTES()-1)];
387 …"Vdd32=vunpackh(Vu32)", "Vdd32.w=vunpack(Vu32.h)", "Unpack halves with sign-extend", fVARRAY_…
390 ITERATOR_INSN2_PERMUTE_SLOT_DOUBLE_VEC(16,vunpackoh, "Vxx32|=vunpackoh(Vu32)", "Vxx32.w|=vunpacko(V…
402 …ITERATOR_INSN2_PERMUTE_SLOT(32, vpackeh, "Vd32=vpackeh(Vu32,Vv32)", "Vd32.h=vpacke(Vu32.w,Vv32.w)…
409 VdV.ub[i] = fGETUBYTE(1, VvV.uh[i]);
410 VdV.ub[i+fVELEM(16)] = fGETUBYTE(1, VuV.uh[i]))
[all …]
/openbmc/linux/tools/lib/
H A Dhweight.c12 unsigned int __sw_hweight32(unsigned int w) in __sw_hweight32() argument
15 w -= (w >> 1) & 0x55555555; in __sw_hweight32()
16 w = (w & 0x33333333) + ((w >> 2) & 0x33333333); in __sw_hweight32()
17 w = (w + (w >> 4)) & 0x0f0f0f0f; in __sw_hweight32()
18 return (w * 0x01010101) >> 24; in __sw_hweight32()
20 unsigned int res = w - ((w >> 1) & 0x55555555); in __sw_hweight32()
28 unsigned int __sw_hweight16(unsigned int w) in __sw_hweight16() argument
30 unsigned int res = w - ((w >> 1) & 0x5555); in __sw_hweight16()
36 unsigned int __sw_hweight8(unsigned int w) in __sw_hweight8() argument
38 unsigned int res = w - ((w >> 1) & 0x55); in __sw_hweight8()
[all …]
/openbmc/linux/drivers/net/wireless/intersil/hostap/
H A Dhostap_common.h27 #define HFA384X_RID_CNFWDSADDRESS1 0xFC11 /* AP f/w only */
28 #define HFA384X_RID_CNFWDSADDRESS2 0xFC12 /* AP f/w only */
29 #define HFA384X_RID_CNFWDSADDRESS3 0xFC13 /* AP f/w only */
30 #define HFA384X_RID_CNFWDSADDRESS4 0xFC14 /* AP f/w only */
31 #define HFA384X_RID_CNFWDSADDRESS5 0xFC15 /* AP f/w only */
32 #define HFA384X_RID_CNFWDSADDRESS6 0xFC16 /* AP f/w only */
33 #define HFA384X_RID_CNFMULTICASTPMBUFFERING 0xFC17 /* AP f/w only */
44 #define HFA384X_RID_CNFMAXASSOCSTA 0xFC2B /* AP f/w only */
47 #define HFA384X_RID_CNFHOSTAUTHENTICATION 0xFC2E /* AP f/w only */
52 #define HFA384X_RID_CNFAPPCFINFO 0xFC34 /* AP f/w only */
[all …]
/openbmc/linux/lib/
H A Dhweight.c13 unsigned int __sw_hweight32(unsigned int w) in __sw_hweight32() argument
16 w -= (w >> 1) & 0x55555555; in __sw_hweight32()
17 w = (w & 0x33333333) + ((w >> 2) & 0x33333333); in __sw_hweight32()
18 w = (w + (w >> 4)) & 0x0f0f0f0f; in __sw_hweight32()
19 return (w * 0x01010101) >> 24; in __sw_hweight32()
21 unsigned int res = w - ((w >> 1) & 0x55555555); in __sw_hweight32()
30 unsigned int __sw_hweight16(unsigned int w) in __sw_hweight16() argument
32 unsigned int res = w - ((w >> 1) & 0x5555); in __sw_hweight16()
39 unsigned int __sw_hweight8(unsigned int w) in __sw_hweight8() argument
41 unsigned int res = w - ((w >> 1) & 0x55); in __sw_hweight8()
[all …]
/openbmc/linux/arch/x86/crypto/
H A Dsha1_ssse3_asm.S3 * This is a SIMD SHA-1 implementation. It requires the Intel(R) Supplemental
17 … http://software.intel.com/en-us/articles/improving-the-performance-of-the-secure-hash-algorithm-1/
62 /* we keep window of 64 w[i]+K pre-calculated values in a circular buffer */
67 * This macro implements the SHA-1 function's body for single 64-byte block
109 * This macro implements 80 rounds of SHA-1 for one 64-byte block
123 .set i, (i+1)
127 1:
188 jne 1b
250 * RR does two rounds of SHA-1 back to back with W[] pre-calc
251 * t1 = F(b, c, d); e += w(i)
[all …]
H A Dsha512-ssse3-asm.S85 # WK_2(t) points to 1 of 2 qwords at frame.WK depdending on t being odd/even
99 # W[t]+K[t] (stack frame)
126 add WK_2(idx), T1 # W[t] + K[t] from message scheduler
130 add h_64, T1 # T1 = CH(e,f,g) + W[t] + K[t] + h
132 add tmp0, T1 # T1 = CH(e,f,g) + W[t] + K[t] + S1(e)
152 # Compute rounds t-2 and t-1
153 # Compute message schedule QWORDS t and t+1
155 # Two rounds are computed based on the values for K[t-2]+W[t-2] and
156 # K[t-1]+W[t-1] which were previously stored at WK_2 by the message
158 # The two new schedule QWORDS are stored at [W_t(%%t)] and [W_t(%%t+1)].
[all …]
/openbmc/linux/drivers/scsi/
H A Dnsp32.h33 MODEL_KME = 1,
65 # define TRUE 1
70 #define ASSERT 1
81 #define IRQ_CONTROL 0x00 /* BASE+00, W, W */
82 #define IRQ_STATUS 0x00 /* BASE+00, W, R */
84 # define IRQSTATUS_LATCHED_IO BIT(1)
112 #define TRANSFER_CONTROL 0x02 /* BASE+02, W, W */
113 #define TRANSFER_STATUS 0x02 /* BASE+02, W, R */
115 # define CB_IO_MODE BIT(1)
130 #define INDEX_REG 0x04 /* BASE+04, Byte(R/W), Word(R) */
[all …]
/openbmc/linux/drivers/video/fbdev/omap/
H A Dlcd_dma.c42 return 1; in omap_lcd_dma_running()
47 return 1; in omap_lcd_dma_running()
137 u16 w; in set_b1_regs() local
145 es = 1; in set_b1_regs()
159 xscale = lcd_dma.xscale ? lcd_dma.xscale : 1; in set_b1_regs()
160 yscale = lcd_dma.yscale ? lcd_dma.yscale : 1; in set_b1_regs()
165 #define PIXSTEP(sx, sy, dx, dy) (PIXADDR(dx, dy) - PIXADDR(sx, sy) - es + 1) in set_b1_regs()
171 bottom = PIXADDR(lcd_dma.xres - 1, lcd_dma.yres - 1); in set_b1_regs()
177 ei = PIXSTEP(0, 0, 1, 0); in set_b1_regs()
178 fi = PIXSTEP(lcd_dma.xres - 1, 0, 0, 1); in set_b1_regs()
[all …]
/openbmc/qemu/host/include/i386/host/
H A Dbufferiszero.c.inc20 __m128i w = *(__m128i_u *)(buf + len - 16);
23 const __m128i *e = QEMU_ALIGN_PTR_DOWN(buf + len - 1, 16);
27 v |= e[-1]; w |= e[-2];
28 SSE_REASSOC_BARRIER(v, w);
29 v |= e[-3]; w |= e[-4];
30 SSE_REASSOC_BARRIER(v, w);
31 v |= e[-5]; w |= e[-6];
32 SSE_REASSOC_BARRIER(v, w);
33 v |= e[-7]; v |= w;
45 v = p[0]; w = p[1];
[all …]
/openbmc/linux/tools/bpf/bpftool/bash-completion/
H A Dbpftool12 local w idx found
13 for w in $*; do
15 for (( idx=3; idx < ${#words[@]}-1; idx++ )); do
16 if [[ $w == ${words[idx]} ]]; then
17 found=1
22 COMPREPLY+=( $( compgen -W "$w" -- "$cur" ) )
27 # command line, return 0. Otherwise, return 1.
30 local w idx
31 for w in $*; do
32 for (( idx=3; idx < ${#words[@]}-1; idx++ )); do
[all …]
/openbmc/linux/lib/crypto/mpi/
H A Dmpi-add.c18 * result in W. U and V may be the same.
20 void mpi_add_ui(MPI w, MPI u, unsigned long v) in mpi_add_ui() argument
30 /* If not space for W (and possible carry), increase space. */ in mpi_add_ui()
31 wsize = usize + 1; in mpi_add_ui()
32 if (w->alloced < wsize) in mpi_add_ui()
33 mpi_resize(w, wsize); in mpi_add_ui()
35 /* These must be after realloc (U may be the same as W). */ in mpi_add_ui()
37 wp = w->d; in mpi_add_ui()
41 wsize = v ? 1:0; in mpi_add_ui()
51 if (usize == 1 && up[0] < v) { in mpi_add_ui()
[all …]
/openbmc/u-boot/arch/m68k/include/asm/
H A Dm5249.h40 #define MCFSIM_RSR 0x00 /* Reset Status reg (r/w) */
41 #define MCFSIM_SYPCR 0x01 /* System Protection reg (r/w) */
42 #define MCFSIM_SWIVR 0x02 /* SW Watchdog intr reg (r/w) */
43 #define MCFSIM_SWSR 0x03 /* SW Watchdog service (r/w) */
44 #define MCFSIM_MPARK 0x0c /* Bus master park register (r/w) */
46 #define MCFSIM_SIMR 0x00 /* SIM Config reg (r/w) */
47 #define MCFSIM_ICR0 0x4c /* Intr Ctrl reg 0 (r/w) */
48 #define MCFSIM_ICR1 0x4d /* Intr Ctrl reg 1 (r/w) */
49 #define MCFSIM_ICR2 0x4e /* Intr Ctrl reg 2 (r/w) */
50 #define MCFSIM_ICR3 0x4f /* Intr Ctrl reg 3 (r/w) */
[all …]
/openbmc/linux/drivers/media/platform/ti/omap/
H A Domap_voutlib.c50 crop->width &= ~1; in omap_vout_default_crop()
51 crop->height &= ~1; in omap_vout_default_crop()
52 crop->left = ((pix->width - crop->width) >> 1) & ~1; in omap_vout_default_crop()
53 crop->top = ((pix->height - crop->height) >> 1) & ~1; in omap_vout_default_crop()
69 try_win = new_win->w; in omap_vout_try_window()
90 try_win.width &= ~1; in omap_vout_try_window()
91 try_win.height &= ~1; in omap_vout_try_window()
97 new_win->w = try_win; in omap_vout_try_window()
126 win->w = new_win->w; in omap_vout_new_window()
132 /* For 24xx limit is 8x to 1/2x scaling. */ in omap_vout_new_window()
[all …]
/openbmc/u-boot/arch/arc/lib/
H A Dlibgcc2.c16 DWunion w; in __ashldi3() local
19 w.s.low = 0; in __ashldi3()
20 w.s.high = (UWtype)uu.s.low << -bm; in __ashldi3()
24 w.s.low = (UWtype)uu.s.low << b; in __ashldi3()
25 w.s.high = ((UWtype)uu.s.high << b) | carries; in __ashldi3()
28 return w.ll; in __ashldi3()
39 DWunion w; in __ashrdi3() local
42 /* w.s.high = 1..1 or 0..0 */ in __ashrdi3()
43 w.s.high = uu.s.high >> (W_TYPE_SIZE - 1); in __ashrdi3()
44 w.s.low = uu.s.high >> -bm; in __ashrdi3()
[all …]
/openbmc/linux/sound/soc/
H A Dsoc-dapm.c69 [snd_soc_dapm_pre] = 1,
110 [snd_soc_dapm_pre] = 1,
183 static bool dapm_dirty_widget(struct snd_soc_dapm_widget *w) in dapm_dirty_widget() argument
185 return !list_empty(&w->dirty); in dapm_dirty_widget()
188 static void dapm_mark_dirty(struct snd_soc_dapm_widget *w, const char *reason) in dapm_mark_dirty() argument
190 dapm_assert_locked(w->dapm); in dapm_mark_dirty()
192 if (!dapm_dirty_widget(w)) { in dapm_mark_dirty()
193 dev_vdbg(w->dapm->dev, "Marking %s dirty due to %s\n", in dapm_mark_dirty()
194 w->name, reason); in dapm_mark_dirty()
195 list_add_tail(&w->dirty, &w->dapm->card->dapm_dirty); in dapm_mark_dirty()
[all …]

12345678910>>...45