Home
last modified time | relevance | path

Searched +full:0 +full:xd0000000 (Results 1 – 25 of 179) sorted by relevance

12345678

/openbmc/linux/arch/arm/boot/dts/st/
H A Dspear3xx.dtsi14 #address-cells = <0>;
15 #size-cells = <0>;
25 reg = <0 0x40000000>;
32 ranges = <0xd0000000 0xd0000000 0x30000000>;
37 reg = <0xf1100000 0x1000>;
43 reg = <0xfc400000 0x1000>;
51 reg = <0xe0800000 0x8000>;
62 reg = <0xfc000000 0x1000>;
69 reg = <0xd0100000 0x1000>;
72 #size-cells = <0>;
[all …]
H A Dspear300.dtsi15 ranges = <0x60000000 0x60000000 0x50000000
16 0xd0000000 0xd0000000 0x30000000>;
20 reg = <0x99000000 0x1000>;
25 reg = <0x60000000 0x1000>;
34 reg = <0x94000000 0x1000 /* FSMC Register */
35 0x80000000 0x0010 /* NAND Base DATA */
36 0x80020000 0x0010 /* NAND Base ADDR */
37 0x80010000 0x0010>; /* NAND Base CMD */
44 reg = <0x70000000 0x100>;
51 reg = <0x50000000 0x1000>;
[all …]
H A Dspear310.dtsi15 ranges = <0x40000000 0x40000000 0x10000000
16 0xb0000000 0xb0000000 0x10000000
17 0xd0000000 0xd0000000 0x30000000>;
21 reg = <0xb4000000 0x1000>;
29 reg = <0x44000000 0x1000 /* FSMC Register */
30 0x40000000 0x0010 /* NAND Base DATA */
31 0x40020000 0x0010 /* NAND Base ADDR */
32 0x40010000 0x0010>; /* NAND Base CMD */
39 reg = <0xb4000000 0x1000>;
49 ranges = <0xb0000000 0xb0000000 0x10000000
[all …]
H A Dspear320.dtsi15 ranges = <0x40000000 0x40000000 0x80000000
16 0xd0000000 0xd0000000 0x30000000>;
20 reg = <0xb3000000 0x1000>;
26 reg = <0x90000000 0x1000>;
36 reg = <0x4c000000 0x1000 /* FSMC Register */
37 0x50000000 0x0010 /* NAND Base DATA */
38 0x50020000 0x0010 /* NAND Base ADDR */
39 0x50010000 0x0010>; /* NAND Base CMD */
46 reg = <0x70000000 0x100>;
54 reg = <0xb3000000 0x1000>;
[all …]
H A Dspear600.dtsi12 #address-cells = <0>;
13 #size-cells = <0>;
23 reg = <0 0x40000000>;
30 ranges = <0xd0000000 0xd0000000 0x30000000>;
35 reg = <0xf1100000 0x1000>;
42 reg = <0xf1000000 0x1000>;
48 reg = <0xfc200000 0x1000>;
56 reg = <0xfc400000 0x1000>;
64 reg = <0xe0800000 0x8000>;
76 reg = <0xd1800000 0x1000 /* FSMC Register */
[all …]
/openbmc/linux/arch/arm/configs/
H A Ddram_0xd0000000.config1 # Help: DRAM base at 0xd0000000
2 CONFIG_DRAM_BASE=0xd0000000
/openbmc/qemu/tests/tcg/s390x/
H A Dlarl.c17 asm("algfi %[r],0xd0000000" : [r] "+r" (algfi) : : "cc"); in main()
18 asm("larl %[r],main+0xd0000000" : [r] "=r" (larl)); in main()
/openbmc/linux/arch/arm/boot/dts/amlogic/
H A Dmeson6.dtsi14 #size-cells = <0>;
20 reg = <0x200>;
27 reg = <0x201>;
33 reg = <0xd0000000 0x40000>;
36 ranges = <0x0 0xd0000000 0x40000>;
39 clk81: clk@0 {
40 #clock-cells = <0>;
/openbmc/u-boot/arch/x86/dts/
H A Dqemu-x86_i440fx.dts22 silent_console = <0>;
31 #size-cells = <0>;
34 cpu@0 {
38 reg = <0>;
39 intel,apic-id = <0>;
52 ranges = <0x02000000 0x0 0xc0000000 0xc0000000 0 0x10000000
53 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
54 0x01000000 0x0 0x2000 0x2000 0 0xe000>;
56 pch@1,0 {
57 reg = <0x00000800 0 0 0 0>;
[all …]
H A Dchromebox_panther.dts18 silent-console = <0>;
31 ranges = <0x02000000 0x0 0xe0000000 0xe0000000 0 0x10000000
32 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
33 0x01000000 0x0 0x1000 0x1000 0 0xf000>;
35 pch@1f,0 {
36 reg = <0x0000f800 0 0 0 0>;
43 #size-cells = <0>;
45 spi-flash@0 {
48 reg = <0>;
51 memory-map = <0xff800000 0x00800000>;
[all …]
H A Dqemu-x86_q35.dts32 silent_console = <0>;
42 #size-cells = <0>;
45 cpu@0 {
49 reg = <0>;
50 intel,apic-id = <0>;
63 ranges = <0x02000000 0x0 0xc0000000 0xc0000000 0 0x10000000
64 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
65 0x01000000 0x0 0x2000 0x2000 0 0xe000>;
67 pch@1f,0 {
68 reg = <0x0000f800 0 0 0 0>;
[all …]
H A Dcougarcanyon2.dts26 silent_console = <0>;
35 #size-cells = <0>;
37 cpu@0 {
40 reg = <0>;
41 intel,apic-id = <0>;
67 update@0 {
94 ranges = <0x02000000 0x0 0xc0000000 0xc0000000 0 0x10000000
95 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
96 0x01000000 0x0 0x2000 0x2000 0 0xe000>;
98 pch@1f,0 {
[all …]
/openbmc/qemu/tests/tcg/tricore/
H A Dlink.ld9 text_ram (rx!p): org = 0x80000000, len = 15K
10 data_ram (w!xp): org = 0xd0000000, len = 130K
20 __CSA_BEGIN = 0xd0000000 ;
24 __TESTDEVICE = 0xf0000000 ;
44 LONG(0 + ADDR(.bss)); LONG(SIZEOF(.bss));
47 LONG(LOADADDR(.data)); LONG(0 + ADDR(.data)); LONG(SIZEOF(.data));
73 _. = ASSERT ((__CSA_BEGIN & 0x3f) == 0 , "illegal CSA start address") ;
74 _. = ASSERT ((__CSA_SIZE & 0x3f) == 0 , "illegal CSA size") ;
/openbmc/linux/Documentation/devicetree/bindings/bus/
H A Dmvebu-mbus.txt65 pcie-mem-aperture = <0xe0000000 0x8000000>;
66 pcie-io-aperture = <0xe8000000 0x100000>;
73 reg = <0x20000 0x100>, <0x20180 0x20>, <0x20250 0x8>;
87 0xSIAA0000 0x00oooooo
91 S = 0x0 for a MBus valid window
92 S = 0xf for a non-valid window (see below)
94 If S = 0x0, then:
99 If S = 0xf, then:
105 (S = 0x0), an address decoding window is allocated. On the other side,
106 entries for translation that do not correspond to valid windows (S = 0xf)
[all …]
/openbmc/linux/arch/arm/mach-spear/
H A Dspear.h18 #define SPEAR_ICM1_2_BASE UL(0xD0000000)
19 #define VA_SPEAR_ICM1_2_BASE IOMEM(0xFD000000)
20 #define SPEAR_ICM1_UART_BASE UL(0xD0000000)
22 #define SPEAR3XX_ICM1_SSP_BASE UL(0xD0100000)
25 #define SPEAR_ICM3_ML1_2_BASE UL(0xF0000000)
26 #define VA_SPEAR6XX_ML_CPU_BASE IOMEM(0xF0000000)
29 #define SPEAR_ICM3_SMI_CTRL_BASE UL(0xFC000000)
30 #define VA_SPEAR_ICM3_SMI_CTRL_BASE IOMEM(0xFC000000)
31 #define SPEAR_ICM3_DMA_BASE UL(0xFC400000)
32 #define SPEAR_ICM3_SYS_CTRL_BASE UL(0xFCA00000)
[all …]
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Darmada-xp-crs305-1g-4s.dtsi11 * internal registers to 0xf1000000 (instead of the default
12 * 0xd0000000). The 0xf1000000 is the default used by the recent,
15 * left internal registers mapped at 0xd0000000. If you are in this
33 reg = <0 0x00000000 0 0x20000000>; /* 512 MB */
50 devbus,badr-skew-ps = <0>;
53 devbus,rd-setup-ps = <0>;
54 devbus,rd-hold-ps = <0>;
57 devbus,sync-enable = <0>;
83 flash@0 {
87 reg = <0>; /* Chip select 0 */
[all …]
H A Darmada-xp-crs328-4c-20s-4s.dtsi11 * internal registers to 0xf1000000 (instead of the default
12 * 0xd0000000). The 0xf1000000 is the default used by the recent,
15 * left internal registers mapped at 0xd0000000. If you are in this
33 reg = <0 0x00000000 0 0x20000000>; /* 512 MB */
50 devbus,badr-skew-ps = <0>;
53 devbus,rd-setup-ps = <0>;
54 devbus,rd-hold-ps = <0>;
57 devbus,sync-enable = <0>;
83 flash@0 {
87 reg = <0>; /* Chip select 0 */
[all …]
H A Darmada-xp-crs326-24g-2s.dtsi11 * internal registers to 0xf1000000 (instead of the default
12 * 0xd0000000). The 0xf1000000 is the default used by the recent,
15 * left internal registers mapped at 0xd0000000. If you are in this
33 reg = <0 0x00000000 0 0x20000000>; /* 512 MB */
50 devbus,badr-skew-ps = <0>;
53 devbus,rd-setup-ps = <0>;
54 devbus,rd-hold-ps = <0>;
57 devbus,sync-enable = <0>;
83 flash@0 {
87 reg = <0>; /* Chip select 0 */
[all …]
H A Darmada-xp-db-dxbc2.dts10 * internal registers to 0xf1000000 (instead of the default
11 * 0xd0000000). The 0xf1000000 is the default used by the recent,
14 * left internal registers mapped at 0xd0000000. If you are in this
32 reg = <0 0x00000000 0 0x20000000>; /* 512 MB */
45 devbus,badr-skew-ps = <0>;
48 devbus,rd-setup-ps = <0>;
49 devbus,rd-hold-ps = <0>;
52 devbus,sync-enable = <0>;
74 nand@0 {
75 reg = <0>;
[all …]
H A Darmada-xp-db-xc3-24g4xg.dts10 * internal registers to 0xf1000000 (instead of the default
11 * 0xd0000000). The 0xf1000000 is the default used by the recent,
14 * left internal registers mapped at 0xd0000000. If you are in this
32 reg = <0 0x00000000 0 0x40000000>; /* 1 GB */
49 devbus,badr-skew-ps = <0>;
52 devbus,rd-setup-ps = <0>;
53 devbus,rd-hold-ps = <0>;
56 devbus,sync-enable = <0>;
78 nand@0 {
79 reg = <0>;
[all …]
H A Darmada-370-synology-ds213j.dts8 * internal registers to 0xf1000000 (instead of the old 0xd0000000).
9 * The 0xf1000000 is the default used by the recent, DT-capable, U-Boot
13 * registers mapped at 0xd0000000. If you have such a device you will
18 * (s/0xf1000000/0xd0000000/ in 'ranges' below).
36 memory@0 {
38 reg = <0x00000000 0x20000000>; /* 512 MB */
42 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
43 MBUS_ID(0x01, 0xe0) 0 0xfff00000 0x100000
44 MBUS_ID(0x09, 0x01) 0 0xf1100000 0x10000>;
55 pinctrl-0 = <&i2c0_pins>;
[all …]
H A Darmada-xp-synology-ds414.dts8 * internal registers to 0xf1000000 (instead of the old 0xd0000000).
9 * The 0xf1000000 is the default used by the recent, DT-capable, U-Boot
13 * registers mapped at 0xd0000000. If you have such a device you will
18 * (s/0xf1000000/0xd0000000/ in 'ranges' below).
36 memory@0 {
38 reg = <0 0x00000000 0 0x40000000>; /* 1GB */
42 ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xf1000000 0x100000
43 MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000
44 MBUS_ID(0x09, 0x09) 0 0 0xf1100000 0x10000
45 MBUS_ID(0x09, 0x05) 0 0 0xf1110000 0x10000>;
[all …]
/openbmc/linux/arch/arm/boot/dts/arm/
H A Dintegratorap.dts17 #size-cells = <0>;
19 cpu@0 {
28 reg = <0>;
37 operating-points = <71000 0
38 66000 0
39 60000 0
40 48000 0
41 36000 0
42 24000 0
43 12000 0>;
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Darmada-xp-synology-ds414.dts12 * internal registers to 0xf1000000 (instead of the old 0xd0000000).
13 * The 0xf1000000 is the default used by the recent, DT-capable, U-Boot
17 * registers mapped at 0xd0000000. If you have such a device you will
22 * (s/0xf1000000/0xd0000000/ in 'ranges' below).
47 reg = <0 0x00000000 0 0x40000000>; /* 1GB */
51 ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xf1000000 0x100000
52 MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000>;
61 pcie@1,0 {
62 /* Port 0, Lane 0 */
70 pcie@5,0 {
[all …]
/openbmc/qemu/linux-user/m68k/
H A Dtarget_mman.h2 #define TASK_UNMAPPED_BASE 0xC0000000
4 #define ELF_ET_DYN_BASE 0xD0000000

12345678