Searched +full:0 +full:x40006000 (Results 1 – 9 of 9) sorted by relevance
/openbmc/linux/arch/arm/boot/dts/nxp/vf/ |
H A D | vf610.dtsi | 14 reg = <0x40006000 0x1000>;
|
/openbmc/linux/Documentation/devicetree/bindings/rtc/ |
H A D | renesas,rzn1-rtc.yaml | 61 reg = <0x40006000 0x1000>;
|
/openbmc/linux/arch/arm/boot/dts/renesas/ |
H A D | r9a06g032.dtsi | 19 #size-cells = <0>; 21 cpu@0 { 24 reg = <0>; 34 cpu-release-addr = <0 0x4000c204>; 39 #clock-cells = <0>; 41 clock-frequency = <0>; 45 #clock-cells = <0>; 51 #clock-cells = <0>; 53 clock-frequency = <0>; 57 #clock-cells = <0>; [all …]
|
/openbmc/qemu/hw/arm/ |
H A D | stm32l4x5_soc.c | 36 #define FLASH_BASE_ADDRESS 0x08000000 37 #define SRAM1_BASE_ADDRESS 0x20000000 39 #define SRAM2_BASE_ADDRESS 0x10000000 42 #define EXTI_ADDR 0x40010400 43 #define SYSCFG_ADDR 0x40010000 53 6, /* GPIO[0] */ 81 #define RCC_BASE_ADDRESS 0x40021000 114 { 0x48000000, 0xABFFFFFF, 0x0C000000, 0x64000000 }, 115 { 0x48000400, 0xFFFFFEBF, 0x00000000, 0x00000100 }, 116 { 0x48000800, 0xFFFFFFFF, 0x00000000, 0x00000000 }, [all …]
|
H A D | mps2.c | 130 memory_region_init_alias(mr, NULL, name, orig, 0, in make_ram_alias() 166 * 0x21000000 .. 0x21ffffff : PSRAM (16MB) in mps2_common_init() 168 * 0x00000000 .. 0x003fffff : ZBT SSRAM1 in mps2_common_init() 169 * 0x00400000 .. 0x007fffff : mirror of ZBT SSRAM1 in mps2_common_init() 170 * 0x20000000 .. 0x203fffff : ZBT SSRAM 2&3 in mps2_common_init() 171 * 0x20400000 .. 0x207fffff : mirror of ZBT SSRAM 2&3 in mps2_common_init() 173 * 0x01000000 .. 0x01003fff : block RAM (16K) in mps2_common_init() 174 * 0x01004000 .. 0x01007fff : mirror of above in mps2_common_init() 175 * 0x01008000 .. 0x0100bfff : mirror of above in mps2_common_init() 176 * 0x0100c000 .. 0x0100ffff : mirror of above in mps2_common_init() [all …]
|
H A D | stellaris.c | 37 #define GPIO_A 0 45 #define BP_OLED_I2C 0x01 46 #define BP_OLED_SSI 0x02 47 #define BP_GAMEPAD 0x04 101 qemu_set_irq(s->irq, (s->int_status & s->int_mask) != 0); in ssys_update() 105 0x31c0, /* 1 Mhz */ 106 0x1ae0, /* 1.8432 Mhz */ 107 0x18c0, /* 2 Mhz */ 108 0xd573, /* 2.4576 Mhz */ 109 0x37a6, /* 3.57954 Mhz */ [all …]
|
/openbmc/linux/arch/arm/boot/dts/st/ |
H A D | stm32f746.dtsi | 53 #clock-cells = <0>; 55 clock-frequency = <0>; 59 #clock-cells = <0>; 65 #clock-cells = <0>; 71 #clock-cells = <0>; 80 #size-cells = <0>; 82 reg = <0x40000000 0x400>; 83 clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM2)>; 102 #size-cells = <0>; 104 reg = <0x40000400 0x400>; [all …]
|
H A D | stm32mp151.dtsi | 16 #size-cells = <0>; 18 cpu0: cpu@0 { 22 reg = <0>; 42 reg = <0xa0021000 0x1000>, 43 <0xa0022000 0x2000>; 58 #clock-cells = <0>; 64 #clock-cells = <0>; 70 #clock-cells = <0>; 76 #clock-cells = <0>; 82 #clock-cells = <0>; [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | stm32mp157c.dtsi | 16 #size-cells = <0>; 18 cpu0: cpu@0 { 21 reg = <0>; 34 cpu_off = <0x84000002>; 35 cpu_on = <0x84000003>; 64 reg = <0xa0021000 0x1000>, 65 <0xa0022000 0x2000>; 79 #clock-cells = <0>; 85 #clock-cells = <0>; 91 #clock-cells = <0>; [all …]
|