Home
last modified time | relevance | path

Searched +full:0 +full:x040000 (Results 1 – 25 of 76) sorted by relevance

1234

/openbmc/linux/arch/arm64/boot/dts/renesas/
H A Dr8a77980-v3hsk.dts49 #size-cells = <0>;
51 port@0 {
52 reg = <0>;
70 reg = <0 0x48000000 0 0x78000000>;
75 #clock-cells = <0>;
79 vcc1v8_d4: regulator-0 {
101 clock-names = "du.0", "dclkin.0";
114 pinctrl-0 = <&gether_pins>;
122 phy0: ethernet-phy@0 {
126 reg = <0>;
[all …]
H A Dr8a77970-v3msk.dts47 #size-cells = <0>;
49 port@0 {
50 reg = <0>;
68 reg = <0x0 0x48000000 0x0 0x78000000>;
73 #clock-cells = <0>;
77 vcc_d1_8v: regulator-0 {
106 pinctrl-0 = <&avb_pins>;
115 phy0: ethernet-phy@0 {
119 reg = <0>;
129 clock-names = "du.0", "dclkin.0";
[all …]
H A Dr8a77970-eagle.dts59 #size-cells = <0>;
61 port@0 {
62 reg = <0>;
80 reg = <0x0 0x48000000 0x0 0x38000000>;
85 #clock-cells = <0>;
91 pinctrl-0 = <&avb_pins>;
100 phy0: ethernet-phy@0 {
104 reg = <0>;
112 pinctrl-0 = <&canfd0_pins>;
125 port@0 {
[all …]
H A Dcondor-common.dtsi36 d3_3v: regulator-0 {
62 #size-cells = <0>;
64 port@0 {
65 reg = <0>;
83 reg = <0 0x48000000 0 0x78000000>;
97 #clock-cells = <0>;
103 pinctrl-0 = <&canfd0_pins>;
116 port@0 {
118 clock-lanes = <0>;
130 port@0 {
[all …]
H A Dulcb.dtsi37 * This is same as <&rcar_sound 0>
41 #clock-cells = <0>;
117 states = <3300000 1>, <1800000 0>;
122 #clock-cells = <0>;
128 #clock-cells = <0>;
142 pinctrl-0 = <&avb_pins>;
148 phy0: ethernet-phy@0 {
152 reg = <0>;
192 pinctrl-0 = <&i2c2_pins>;
201 reg = <0x10>;
[all …]
H A Ddraak.dtsi23 * This is same as <&rcar_sound 0>
27 #clock-cells = <0>;
33 pwms = <&pwm1 0 50000>;
35 brightness-levels = <512 511 505 494 473 440 392 327 241 133 0>;
39 enable-gpios = <&gpio4 0 GPIO_ACTIVE_HIGH>;
82 pinctrl-0 = <&keys_pins>;
121 #size-cells = <0>;
123 port@0 {
124 reg = <0>;
142 reg = <0x0 0x48000000 0x0 0x18000000>;
[all …]
H A Debisu.dtsi38 * This is same as <&rcar_sound 0>
42 #clock-cells = <0>;
48 pwms = <&pwm3 0 50000>;
50 brightness-levels = <512 511 505 494 473 440 392 327 241 133 0>;
93 pinctrl-0 = <&keys_pins>;
132 #size-cells = <0>;
134 port@0 {
135 reg = <0>;
153 reg = <0x0 0x48000000 0x0 0x38000000>;
176 regulator-name = "D12.0V";
[all …]
/openbmc/linux/Documentation/devicetree/bindings/mtd/
H A Dsamsung-s3c2410.txt28 reg = <0x4e000000 0x40>;
31 #size-cells = <0>;
45 partition@0 {
47 reg = <0 0x040000>;
52 reg = <0x040000 0x500000>;
/openbmc/u-boot/include/configs/
H A Dam57xx_evm.h21 #define CONFIG_SYS_MMC_ENV_PART 0
23 #define CONFIG_ENV_OFFSET 0x260000
33 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* Main EEPROM */
41 "dfu_bufsiz=0x10000\0" \
48 #define CONFIG_SPL_LOAD_FIT_ADDRESS 0x80200000
50 "dfu_bufsiz=0x10000\0" \
82 * 0x000000 - 0x040000 : QSPI.SPL (256KiB)
83 * 0x040000 - 0x140000 : QSPI.u-boot (1MiB)
84 * 0x140000 - 0x1C0000 : QSPI.u-boot-spl-os (512KiB)
85 * 0x1C0000 - 0x1D0000 : QSPI.u-boot-env (64KiB)
[all …]
H A Ddra7xx_evm.h19 #define CONFIG_MAX_MEM_MAPPED 0x80000000
25 #define CONFIG_ENV_OFFSET 0x260000
40 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* Main EEPROM */
47 "dfu_bufsiz=0x10000\0" \
57 #define CONFIG_SPL_LOAD_FIT_ADDRESS 0x80200000
59 "dfu_bufsiz=0x10000\0" \
81 * 0x000000 - 0x040000 : QSPI.SPL (256KiB)
82 * 0x040000 - 0x140000 : QSPI.u-boot (1MiB)
83 * 0x140000 - 0x1C0000 : QSPI.u-boot-spl-os (512KiB)
84 * 0x1C0000 - 0x1D0000 : QSPI.u-boot-env (64KiB)
[all …]
/openbmc/u-boot/include/environment/ti/
H A Ddfu.h13 "boot part 0 1;" \
14 "rootfs part 0 2;" \
15 "MLO fat 0 1;" \
16 "MLO.raw raw 0x100 0x100;" \
17 "u-boot.img.raw raw 0x300 0x1000;" \
18 "u-env.raw raw 0x1300 0x200;" \
19 "spl-os-args.raw raw 0x1500 0x200;" \
20 "spl-os-image.raw raw 0x1700 0x6900;" \
21 "spl-os-args fat 0 1;" \
22 "spl-os-image fat 0 1;" \
[all …]
/openbmc/linux/arch/arm/boot/dts/nxp/lpc/
H A Dlpc4350-hitex-eval.dts38 reg = <0x28000000 0x800000>; /* 8 MB */
101 gpios = <&pca_gpio 0 GPIO_ACTIVE_LOW>;
346 pinctrl-0 = <&adc1_pins>;
352 pinctrl-0 = <&emc_pins>;
359 mpmc,cs = <0>;
362 mpmc,write-enable-delay = <0>;
363 mpmc,output-enable-delay = <0>;
367 flash@0,0 {
369 reg = <0 0 0x400000>;
374 partition@0 {
[all …]
/openbmc/u-boot/drivers/dma/
H A Dfsl_dma.c17 #define FSL_DMA_MAX_SIZE (0x3ffffff)
64 volatile fsl_dma_t *dma = &dma_base->dma[0]; in dma_check()
76 if (status != 0) in dma_check()
84 volatile fsl_dma_t *dma = &dma_base->dma[0]; in dma_init()
88 out_dma32(&dma->sr, 0xffffffff); /* clear any errors */ in dma_init()
94 volatile fsl_dma_t *dma = &dma_base->dma[0]; in dmacpy()
100 out_dma32(&dma->dar, (u32) (dest & 0xFFFFFFFF)); in dmacpy()
101 out_dma32(&dma->sar, (u32) (src & 0xFFFFFFFF)); in dmacpy()
128 return 0; in dmacpy()
140 uint *p = 0; in dma_meminit()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Darm,pl041.yaml56 reg = <0x040000 0x1000>;
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/
H A Diwl-agn-hw.h12 #define IWLAGN_RTC_INST_LOWER_BOUND (0x000000)
13 #define IWLAGN_RTC_INST_UPPER_BOUND (0x020000)
15 #define IWLAGN_RTC_DATA_LOWER_BOUND (0x800000)
16 #define IWLAGN_RTC_DATA_UPPER_BOUND (0x80C000)
23 #define IWL60_RTC_INST_LOWER_BOUND (0x000000)
24 #define IWL60_RTC_INST_UPPER_BOUND (0x040000)
25 #define IWL60_RTC_DATA_LOWER_BOUND (0x800000)
26 #define IWL60_RTC_DATA_UPPER_BOUND (0x814000)
42 #define IWLAGN_TX_POWER_TARGET_POWER_MIN (0) /* 0 dBm: 1 milliwatt */
50 #define OTP_HIGH_IMAGE_SIZE_1000 (0x200 * sizeof(u16)) /* 1024 bytes */
/openbmc/linux/Documentation/hwmon/
H A Dw83791d.rst10 Addresses scanned: I2C 0x2c - 0x2f
40 (default 0)
49 (default 0)
51 Use 'reset=1' to reset the chip (via index 0x40, bit 7). The default
56 a certain chip. Example usage is `force_subclients=0,0x2f,0x4a,0x4b`
57 to force the subclients of chip 0x2f on bus 0 to i2c addresses
58 0x4a and 0x4b.
90 set for each fan separately. Valid values range from 0 (stop) to 255 (full).
157 in0 (VCORE) 0x000001 0x000001
158 in1 (VINR0) 0x000002 0x002000 <== mismatch
[all …]
/openbmc/qemu/linux-user/generic/
H A Dtarget_mman.h5 #define TARGET_MAP_SHARED 0x01
6 #define TARGET_MAP_PRIVATE 0x02
7 #define TARGET_MAP_SHARED_VALIDATE 0x03
9 /* 0x0100 - 0x4000 flags are defined in asm-generic/mman.h */
11 #define TARGET_MAP_GROWSDOWN 0x0100
14 #define TARGET_MAP_DENYWRITE 0x0800
17 #define TARGET_MAP_EXECUTABLE 0x1000
20 #define TARGET_MAP_LOCKED 0x2000
23 #define TARGET_MAP_NORESERVE 0x4000
28 #define TARGET_PROT_SEM 0x08
[all …]
/openbmc/linux/drivers/media/pci/saa7134/
H A Dsaa7134-input.c28 MODULE_PARM_DESC(pinnacle_remote, "Specify Pinnacle PCTV remote: 0=coloured, 1=grey (defaults to 0)…
33 } while (0)
38 } while (0)
53 saa_setb(SAA7134_GPIO_GPSTATUS1, 0x80); in build_key()
54 saa_clearb(SAA7134_GPIO_GPSTATUS1, 0x80); in build_key()
64 return 0; in build_key()
69 input_dbg("build_key gpio=0x%x mask=0x%x data=%d\n", in build_key()
78 0); in build_key()
79 return 0; in build_key()
83 if ((ir->mask_keydown && (0 != (gpio & ir->mask_keydown))) || in build_key()
[all …]
/openbmc/u-boot/arch/x86/include/asm/
H A Dlpc_common.h9 #define PCH_RCBA_BASE 0xf0
11 #define RC 0x3400 /* 32bit */
12 #define GCS 0x3410 /* 32bit */
14 #define PMBASE 0x40
15 #define ACPI_CNTL 0x44
17 #define LPC_IO_DEC 0x80 /* IO Decode Ranges Register */
18 #define COMB_DEC_RANGE (1 << 4) /* 0x2f8-0x2ff (COM2) */
19 #define COMA_DEC_RANGE (0 << 0) /* 0x3f8-0x3ff (COM1) */
20 #define LPC_EN 0x82 /* LPC IF Enables Register */
21 #define CNF2_LPC_EN (1 << 13) /* 0x4e/0x4f */
[all …]
/openbmc/u-boot/board/ti/am335x/
H A DREADME68 U-Boot # load mmc 0 0x82000000 MLO
69 U-Boot # nand write 0x82000000 0x00000 0x20000
70 U-Boot # nand write 0x82000000 0x20000 0x20000
71 U-Boot # nand write 0x82000000 0x40000 0x20000
72 U-Boot # nand write 0x82000000 0x60000 0x20000
74 U-Boot # load mmc 0 0x82000000 u-boot.img
75 U-Boot # nand write 0x82000000 0x80000 0x60000
77 U-Boot # load mmc 0 0x82000000 uImage
78 U-Boot # nand write 0x82000000 ${nandsrcaddr} ${nandimgsize}
80 U-Boot # load mmc 0 0x82000000 filesystem.img
[all …]
/openbmc/u-boot/include/
H A Dfsl_pmic.h21 REG_INT_STATUS0 = 0,
101 /* Power Control 0 */
109 #define SWx_VOLT_MASK_MC34708 0x3F
110 #define SWx_1_110V_MC34708 0x24
111 #define SWx_1_250V_MC34708 0x30
112 #define SWx_1_300V_MC34708 0x34
113 #define TIMER_MASK_MC34708 0x300
114 #define TIMER_4S_MC34708 0x100
118 #define SWBST_AUTO 0x8
122 #define MC34708_SW1AMODE_MASK 0x00000f
[all …]
/openbmc/linux/arch/powerpc/include/asm/nohash/
H A Dpte-e500.h13 #define _PAGE_PRESENT 0x000001 /* software: pte contains a translation */
14 #define _PAGE_SW1 0x000002
15 #define _PAGE_BAP_SR 0x000004
16 #define _PAGE_BAP_UR 0x000008
17 #define _PAGE_BAP_SW 0x000010
18 #define _PAGE_BAP_UW 0x000020
19 #define _PAGE_BAP_SX 0x000040
20 #define _PAGE_BAP_UX 0x000080
21 #define _PAGE_PSIZE_MSK 0x000f00
22 #define _PAGE_PSIZE_4K 0x000200
[all …]
/openbmc/linux/tools/include/uapi/asm-generic/
H A Dmman-common.h10 #define PROT_READ 0x1 /* page can be read */
11 #define PROT_WRITE 0x2 /* page can be written */
12 #define PROT_EXEC 0x4 /* page can be executed */
13 #define PROT_SEM 0x8 /* page may be used for atomic ops */
14 /* 0x10 reserved for arch-specific use */
15 /* 0x20 reserved for arch-specific use */
16 #define PROT_NONE 0x0 /* page can not be accessed */
17 #define PROT_GROWSDOWN 0x01000000 /* mprotect flag: extend change to start of growsdown vma */
18 #define PROT_GROWSUP 0x02000000 /* mprotect flag: extend change to end of growsup vma */
20 /* 0x01 - 0x03 are defined in linux/mman.h */
[all …]
/openbmc/qemu/linux-headers/asm-generic/
H A Dmman-common.h10 #define PROT_READ 0x1 /* page can be read */
11 #define PROT_WRITE 0x2 /* page can be written */
12 #define PROT_EXEC 0x4 /* page can be executed */
13 #define PROT_SEM 0x8 /* page may be used for atomic ops */
14 /* 0x10 reserved for arch-specific use */
15 /* 0x20 reserved for arch-specific use */
16 #define PROT_NONE 0x0 /* page can not be accessed */
17 #define PROT_GROWSDOWN 0x01000000 /* mprotect flag: extend change to start of growsdown vma */
18 #define PROT_GROWSUP 0x02000000 /* mprotect flag: extend change to end of growsup vma */
20 /* 0x01 - 0x03 are defined in linux/mman.h */
[all …]
/openbmc/linux/include/uapi/asm-generic/
H A Dmman-common.h10 #define PROT_READ 0x1 /* page can be read */
11 #define PROT_WRITE 0x2 /* page can be written */
12 #define PROT_EXEC 0x4 /* page can be executed */
13 #define PROT_SEM 0x8 /* page may be used for atomic ops */
14 /* 0x10 reserved for arch-specific use */
15 /* 0x20 reserved for arch-specific use */
16 #define PROT_NONE 0x0 /* page can not be accessed */
17 #define PROT_GROWSDOWN 0x01000000 /* mprotect flag: extend change to start of growsdown vma */
18 #define PROT_GROWSUP 0x02000000 /* mprotect flag: extend change to end of growsup vma */
20 /* 0x01 - 0x03 are defined in linux/mman.h */
[all …]

1234