Home
last modified time | relevance | path

Searched defs:_offset (Results 1 – 25 of 101) sorted by relevance

12345

/openbmc/linux/drivers/clk/bcm/
H A Dclk-kona.h91 #define POLICY(_offset, _bit) \ argument
151 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
163 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
174 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
185 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
195 #define HW_ONLY_GATE(_offset, _status_bit) \ argument
211 #define HYST(_offset, _en_bit, _val_bit) \ argument
291 #define DIVIDER(_offset, _shift, _width) \ argument
301 #define FRAC_DIVIDER(_offset, _shift, _width, _frac_width) \ argument
342 #define SELECTOR(_offset, _shift, _width) \ argument
[all …]
/openbmc/linux/drivers/net/ethernet/mellanox/mlxsw/
H A Ditem.h266 #define MLXSW_ITEM8(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
284 #define MLXSW_ITEM8_INDEXED(_type, _cname, _iname, _offset, _shift, _sizebits, \ argument
309 #define MLXSW_ITEM16(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
327 #define MLXSW_ITEM16_INDEXED(_type, _cname, _iname, _offset, _shift, _sizebits, \ argument
352 #define MLXSW_ITEM32(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
406 #define MLXSW_ITEM32_INDEXED(_type, _cname, _iname, _offset, _shift, _sizebits, \ argument
431 #define MLXSW_ITEM64(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
449 #define MLXSW_ITEM64_INDEXED(_type, _cname, _iname, _offset, _shift, \ argument
474 #define MLXSW_ITEM_BUF(_type, _cname, _iname, _offset, _sizebytes) \ argument
498 #define MLXSW_ITEM_BUF_INDEXED(_type, _cname, _iname, _offset, _sizebytes, \ argument
[all …]
H A Dcore_acl_flex_keys.h56 #define MLXSW_AFK_ELEMENT_INFO(_type, _element, _offset, _shift, _size) \ argument
68 #define MLXSW_AFK_ELEMENT_INFO_U32(_element, _offset, _shift, _size) \ argument
72 #define MLXSW_AFK_ELEMENT_INFO_BUF(_element, _offset, _size) \ argument
88 #define MLXSW_AFK_ELEMENT_INST(_type, _element, _offset, \ argument
103 #define MLXSW_AFK_ELEMENT_INST_U32(_element, _offset, _shift, _size) \ argument
107 #define MLXSW_AFK_ELEMENT_INST_EXT_U32(_element, _offset, \ argument
114 #define MLXSW_AFK_ELEMENT_INST_BUF(_element, _offset, _size) \ argument
/openbmc/qemu/tests/tcg/s390x/
H A Dshift.c19 #define DEFINE_SHIFT_SINGLE_2(_insn, _offset) \ argument
22 #define DEFINE_SHIFT_SINGLE_3(_insn, _offset) \ argument
25 #define DEFINE_SHIFT_DOUBLE(_insn, _offset) \ argument
/openbmc/linux/drivers/clk/tegra/
H A Dclk-tegra-periph.c132 #define MUX(_name, _parents, _offset, \ argument
139 #define MUX_FLAGS(_name, _parents, _offset,\ argument
146 #define MUX8(_name, _parents, _offset, \ argument
153 #define MUX8_NOGATE_LOCK(_name, _parents, _offset, _clk_id, _lock) \ argument
159 #define MUX8_NOGATE(_name, _parents, _offset, _clk_id) \ argument
165 #define INT(_name, _parents, _offset, \ argument
172 #define INT_FLAGS(_name, _parents, _offset,\ argument
179 #define INT8(_name, _parents, _offset,\ argument
186 #define UART(_name, _parents, _offset,\ argument
193 #define UART8(_name, _parents, _offset,\ argument
[all …]
H A Dclk-tegra-audio.c52 #define AUDIO(_name, _offset) \ argument
71 #define AUDIO2X(_name, _num, _offset) \ argument
H A Dclk-tegra30.c157 #define TEGRA_INIT_DATA_MUX(_name, _parents, _offset, \ argument
163 #define TEGRA_INIT_DATA_MUX8(_name, _parents, _offset, \ argument
169 #define TEGRA_INIT_DATA_INT(_name, _parents, _offset, \ argument
176 #define TEGRA_INIT_DATA_NODIV(_name, _parents, _offset, \ argument
/openbmc/u-boot/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h174 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
186 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
197 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
208 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
218 #define HW_ONLY_GATE(_offset, _status_bit) \ argument
298 #define DIVIDER(_offset, _shift, _width) \ argument
308 #define FRAC_DIVIDER(_offset, _shift, _width, _frac_width) \ argument
349 #define SELECTOR(_offset, _shift, _width) \ argument
382 #define TRIGGER(_offset, _bit) \ argument
/openbmc/u-boot/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h174 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
186 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
197 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
208 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
218 #define HW_ONLY_GATE(_offset, _status_bit) \ argument
298 #define DIVIDER(_offset, _shift, _width) \ argument
308 #define FRAC_DIVIDER(_offset, _shift, _width, _frac_width) \ argument
349 #define SELECTOR(_offset, _shift, _width) \ argument
382 #define TRIGGER(_offset, _bit) \ argument
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt6795-apmixedsys.c76 #define _FH(_pllid, _fhid, _slope, _offset) { \ argument
99 #define FH(_pllid, _fhid, _offset) _FH(_pllid, _fhid, 0x6003c97, _offset) argument
100 #define FH_M(_pllid, _fhid, _offset) _FH(_pllid, _fhid, 0x6000140, _offset) argument
/openbmc/u-boot/include/fsl-mc/
H A Dfsl_mc_cmd.h80 #define MC_PREP_OP(_ext, _param, _offset, _width, _type, _arg) \ argument
83 #define MC_EXT_OP(_ext, _param, _offset, _width, _type, _arg) \ argument
86 #define MC_CMD_OP(_cmd, _param, _offset, _width, _type, _arg) \ argument
89 #define MC_RSP_OP(_cmd, _param, _offset, _width, _type, _arg) \ argument
/openbmc/linux/drivers/clk/renesas/
H A Drcar-gen4-cpg.h36 #define DEF_GEN4_SDH(_name, _id, _parent, _offset) \ argument
39 #define DEF_GEN4_SD(_name, _id, _parent, _offset) \ argument
50 #define DEF_GEN4_Z(_name, _id, _type, _parent, _div, _offset) \ argument
H A Drcar-gen3-cpg.h37 #define DEF_GEN3_SDH(_name, _id, _parent, _offset) \ argument
40 #define DEF_GEN3_SD(_name, _id, _parent, _offset) \ argument
60 #define DEF_GEN3_Z(_name, _id, _type, _parent, _div, _offset) \ argument
/openbmc/linux/drivers/bcma/
H A Dsprom.c185 #define SPEX(_field, _offset, _mask, _shift) \ argument
188 #define SPEX32(_field, _offset, _mask, _shift) \ argument
192 #define SPEX_ARRAY8(_field, _offset, _mask, _shift) \ argument
/openbmc/linux/drivers/clk/sunxi-ng/
H A Dccu_mult.h17 #define _SUNXI_CCU_MULT_OFFSET_MIN_MAX(_shift, _width, _offset, _min, _max) \ argument
29 #define _SUNXI_CCU_MULT_OFFSET(_shift, _width, _offset) \ argument
/openbmc/u-boot/drivers/clk/renesas/
H A Drcar-gen3-cpg.h28 #define DEF_GEN3_SD(_name, _id, _parent, _offset) \ argument
30 #define DEF_GEN3_RPC(_name, _id, _parent, _offset) \ argument
H A Drenesas-cpg-mssr.h74 #define DEF_DIV6P1(_name, _id, _parent, _offset) \ argument
76 #define DEF_DIV6_RO(_name, _id, _parent, _offset, _div) \ argument
/openbmc/linux/drivers/ssb/
H A Dpci.c171 #define SPEX16(_outvar, _offset, _mask, _shift) \ argument
173 #define SPEX32(_outvar, _offset, _mask, _shift) \ argument
176 #define SPEX(_outvar, _offset, _mask, _shift) \ argument
179 #define SPEX_ARRAY8(_field, _offset, _mask, _shift) \ argument
/openbmc/u-boot/drivers/usb/musb-new/
H A Dmusb_regs.h268 #define MUSB_INDEXED_OFFSET(_epnum, _offset) \ argument
272 #define MUSB_FLAT_OFFSET(_epnum, _offset) \ argument
278 #define MUSB_TUSB_OFFSET(_epnum, _offset) \ argument
294 #define MUSB_BUSCTL_OFFSET(_epnum, _offset) \ argument
358 #define MUSB_INDEXED_OFFSET(_epnum, _offset) (_offset) argument
372 #define MUSB_BUSCTL_OFFSET(_epnum, _offset) (_offset) argument
/openbmc/linux/drivers/clk/stm32/
H A Dclk-stm32mp13.c138 #define _CFG_GATE(_id, _offset, _bit_idx, _offset_clr)\ argument
145 #define CFG_GATE(_id, _offset, _bit_idx)\ argument
148 #define CFG_GATE_SETCLR(_id, _offset, _bit_idx)\ argument
288 #define CFG_DIV(_id, _offset, _shift, _width, _flags, _table, _ready)\ argument
350 #define _CFG_MUX(_id, _offset, _shift, _witdh, _ready, _flags)\ argument
359 #define CFG_MUX(_id, _offset, _shift, _witdh)\ argument
362 #define CFG_MUX_SAFE(_id, _offset, _shift, _witdh)\ argument
469 #define SECF(_sec_id, _offset, _bit_idx)[_sec_id] = {\ argument
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dreset_manager.h25 #define RSTMGR_DEFINE(_bank, _offset) \ argument
/openbmc/linux/drivers/clk/st/
H A Dclkgen.h38 #define CLKGEN_FIELD(_offset, _mask, _shift) { \ argument
/openbmc/linux/drivers/clk/
H A Dclk-loongson1.c153 #define LS1X_CLK_PLL(_name, _offset, _fixed, _shift, \ argument
177 #define LS1X_CLK_DIV(_name, _pname, _offset, _shift, _width, \ argument
/openbmc/linux/net/rxrpc/
H A Dinsecure.c21 size_t *_buf_size, size_t *_data_size, size_t *_offset) in none_how_much_data()
/openbmc/linux/drivers/pinctrl/mediatek/
H A Dpinctrl-mt2701.c30 #define MTK_PINMUX_SPEC(_pin, _offset, _bit) \ argument

12345