Home
last modified time | relevance | path

Searched refs:trcd (Results 1 – 25 of 59) sorted by relevance

123

/openbmc/linux/drivers/cpufreq/
H A Dsa1110-cpufreq.c37 u_char trcd; /* activate to r/w (ns) */ member
54 .trcd = 20,
63 .trcd = 20,
72 .trcd = 27,
89 .trcd = 24, /* 3 CLKs */
98 .trcd = 20,
107 .trcd = 20,
186 ns_to_cycles(sdram->trcd, mem_khz)); in sdram_calculate_timing()
355 sdram->tck, sdram->trcd, sdram->trp, in sa1110_clk_init()
/openbmc/u-boot/board/freescale/mx6memcal/
H A Dspl.c253 .trcd = 1375,
267 .trcd = 1375,
281 .trcd = 1375,
295 .trcd = 1350,
/openbmc/u-boot/board/gateworks/gw_ventana/
H A Dgw_ventana_spl.c157 .trcd = 1375,
171 .trcd = 1375,
185 .trcd = 1375,
199 .trcd = 1375,
/openbmc/u-boot/arch/arm/mach-sunxi/dram_timings/
H A Dddr2_v3s.c13 u8 trcd = ns_to_t(20); in mctl_set_timing_params() local
64 writel(DRAMTMG4_TRCD(trcd) | DRAMTMG4_TCCD(tccd) | DRAMTMG4_TRRD(trrd) | in mctl_set_timing_params()
H A Dddr3_1333.c13 u8 trcd = ns_to_t(15); in mctl_set_timing_params() local
67 writel(DRAMTMG4_TRCD(trcd) | DRAMTMG4_TCCD(tccd) | DRAMTMG4_TRRD(trrd) | in mctl_set_timing_params()
H A Dlpddr3_stock.c13 u8 trcd = max(ns_to_t(24), 2); in mctl_set_timing_params() local
63 writel(DRAMTMG4_TRCD(trcd) | DRAMTMG4_TCCD(tccd) | DRAMTMG4_TRRD(trrd) | in mctl_set_timing_params()
/openbmc/u-boot/arch/arm/mach-imx/mx6/
H A Dopos6ul.c205 .trcd = 1500,
246 mem_ddr.trcd = 1375; in spl_dram_init()
/openbmc/u-boot/board/liebherr/mccmon6/
H A Dspl.c139 .trcd = 1375,
153 .trcd = 1350,
/openbmc/u-boot/board/compulab/cm_fx6/
H A Dspl.c115 .trcd = 1800,
184 .trcd = 1324,
/openbmc/u-boot/drivers/ram/
H A Dstm32_sdram.c126 u8 trcd; member
196 writel(timing->trcd << FMC_SDTR_TRCD_SHIFT in stm32_sdram_init()
206 writel(timing->trcd << FMC_SDTR_TRCD_SHIFT in stm32_sdram_init()
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Drockchip,rk3288-dmc.txt50 rockchip,trcd: tRCD,AC timing parameters from the memory data-sheet
68 trcd
142 rockchip,trcd = <10>;
/openbmc/u-boot/include/
H A Dspd.h44 unsigned char trcd; /* 29 Min RAS to CAS Delay (tRCD) */ member
H A Dddr_spd.h44 unsigned char trcd; /* 29 Min RAS to CAS Delay (tRCD) */ member
106 unsigned char trcd; /* 29 Min RAS to CAS Delay (tRCD) */ member
/openbmc/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun8i_a83t.c95 u8 trcd = ns_to_t(15); in auto_set_timing_para() local
147 trcd = max(ns_to_t(24), 2); in auto_set_timing_para()
178 reg_val = (trcd << 24) | (tccd << 16) | (trrd << 8) | (trp << 0); in auto_set_timing_para()
H A Ddram_sun8i_a33.c95 u8 trcd = ns_to_t(15); in auto_set_timing_para() local
146 reg_val = (trcd << 24) | (tccd << 16) | (trrd << 8) | (trp << 0); in auto_set_timing_para()
/openbmc/u-boot/board/bachmann/ot1200/
H A Dot1200_spl.c98 .trcd = 1375,
/openbmc/u-boot/board/phytec/pfla02/
H A Dpfla02.c502 .trcd = 1375,
517 .trcd = 1375,
532 .trcd = 1375,
/openbmc/u-boot/board/ccv/xpress/
H A Dspl.c74 .trcd = 1375,
/openbmc/u-boot/board/barco/platinum/
H A Dspl_picon.c93 .trcd = 1375,
H A Dspl_titanium.c93 .trcd = 1375,
/openbmc/u-boot/board/engicam/common/
H A Dspl.c210 .trcd = 1375,
360 .trcd = 1375,
/openbmc/u-boot/arch/arm/include/asm/arch-omap3/
H A Dmem.h66 #define ACTIM_CTRLA(trfc, trc, tras, trp, trcd, trrd, tdpl, tdal) \ argument
71 ACTIM_CTRLA_TRCD(trcd) | \
/openbmc/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dsdram.h58 u32 trcd; member
H A Dsdram_rk3036.h55 u32 trcd; member
252 u32 trcd; member
/openbmc/u-boot/board/wandboard/
H A Dspl.c188 .trcd = 1375,
202 .trcd = 1350,

123