Home
last modified time | relevance | path

Searched refs:tcg_gen_ext32s_tl (Results 1 – 18 of 18) sorted by relevance

/openbmc/qemu/target/mips/tcg/
H A Dloong_translate.c49 tcg_gen_ext32s_tl(t0, t0); in gen_lext_DIV_G()
50 tcg_gen_ext32s_tl(t1, t1); in gen_lext_DIV_G()
65 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]); in gen_lext_DIV_G()
112 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]); in gen_lext_DIVU_G()
162 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]); in gen_lext_MOD_G()
208 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]); in gen_lext_MODU_G()
243 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]); in gen_lext_MULT_G()
H A Dtranslate_addr_const.c31 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]); in gen_lsa()
H A Dtranslate.c2134 tcg_gen_ext32s_tl(t1, t1); in gen_ld()
2144 tcg_gen_ext32s_tl(t1, t1); in gen_ld()
2337 tcg_gen_ext32s_tl(t0, t0); in gen_arith_imm()
2346 tcg_gen_ext32s_tl(t0, t0); in gen_arith_imm()
2353 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]); in gen_arith_imm()
2427 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]); in gen_logic_imm()
2478 tcg_gen_ext32s_tl(cpu_gpr[rt], t0); in gen_shift_imm()
2488 tcg_gen_ext32s_tl(cpu_gpr[rt], t0); in gen_shift_imm()
2499 tcg_gen_ext32s_tl(cpu_gpr[rt], t0); in gen_shift_imm()
2559 tcg_gen_ext32s_tl(t0, t0); in gen_arith()
[all …]
H A Dnanomips_translate.c.inc1100 tcg_gen_ext32s_tl(t0, t0);
1364 tcg_gen_ext32s_tl(t0, t0);
1802 tcg_gen_ext32s_tl(cpu_gpr[ret], cpu_gpr[ret]);
2021 tcg_gen_ext32s_tl(v0_t, v0_t);
2028 tcg_gen_ext32s_tl(v0_t, v0_t);
2076 tcg_gen_ext32s_tl(v0_t, v0_t);
2086 tcg_gen_ext32s_tl(v0_t, v0_t);
3393 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]);
3601 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]);
3686 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]);
H A Dmips16e_translate.c.inc1033 tcg_gen_ext32s_tl(cpu_gpr[rx], cpu_gpr[rx]);
/openbmc/qemu/target/loongarch/tcg/
H A Dtranslate.c184 tcg_gen_ext32s_tl(t, cpu_gpr[reg_num]); in gpr_src()
210 tcg_gen_ext32s_tl(cpu_gpr[reg_num], t); in gen_set_gpr()
/openbmc/qemu/include/tcg/
H A Dtcg-op.h221 #define tcg_gen_ext32s_tl tcg_gen_ext32s_i64 macro
341 #define tcg_gen_ext32s_tl tcg_gen_mov_i32
/openbmc/qemu/target/riscv/insn_trans/
H A Dtrans_rvh.c.inc38 tcg_gen_ext32s_tl(r, r);
H A Dtrans_rvm.c.inc141 tcg_gen_ext32s_tl(t1, arg1);
H A Dtrans_rvf.c.inc434 tcg_gen_ext32s_tl(dest, src1);
H A Dtrans_rvi.c.inc106 tcg_gen_ext32s_tl(target_pc, target_pc);
/openbmc/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_fmov.c.inc222 TRANS(movfr2gr_s, FP_SP, gen_f2r, tcg_gen_ext32s_tl)
/openbmc/qemu/target/riscv/
H A Dtranslate.c231 tcg_gen_ext32s_tl(target, target); in gen_pc_plus_diff()
345 tcg_gen_ext32s_tl(t, cpu_gpr[reg_num]); in get_gpr()
394 tcg_gen_ext32s_tl(cpu_gpr[reg_num], t); in gen_set_gpr()
/openbmc/qemu/target/ppc/translate/
H A Dspe-impl.c.inc265 tcg_gen_ext32s_tl(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]); \
266 tcg_gen_ext32s_tl(cpu_gpr[rB(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); \
267 tcg_gen_ext32s_tl(cpu_gprh[rA(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]); \
268 tcg_gen_ext32s_tl(cpu_gprh[rB(ctx->opcode)], cpu_gprh[rB(ctx->opcode)]); \
H A Dfixedpoint-impl.c.inc453 tcg_gen_ext32s_tl(t0, cpu_gpr[a->ra]);
454 tcg_gen_ext32s_tl(t1, cpu_gpr[a->rb]);
1245 TRANS64(EXTSW, do_logical1, tcg_gen_ext32s_tl);
/openbmc/qemu/target/sparc/
H A Dtranslate.c635 tcg_gen_ext32s_tl(dst, dst); in gen_op_sdiv()
681 tcg_gen_ext32s_tl(cpu_cc_N, t64); in gen_op_sdivcc()
1162 tcg_gen_ext32s_tl(t1, t1); in gen_compare()
1200 tcg_gen_ext32s_tl(t1, cpu_cc_N); in gen_compare()
1209 tcg_gen_ext32s_tl(t1, cpu_cc_V); in gen_compare()
4115 tcg_gen_ext32s_tl(dst, src1); in do_shift_r()
/openbmc/qemu/target/ppc/
H A Dtranslate.c1616 tcg_gen_ext32s_tl(t0, arg0); in gen_op_cmp32()
1617 tcg_gen_ext32s_tl(t1, arg1); in gen_op_cmp32()
2317 tcg_gen_ext32s_tl(dst, src); in gen_srawi()
2324 tcg_gen_ext32s_tl(dst, src); in gen_srawi()
2438 tcg_gen_ext32s_tl(dst, src); in gen_extswsli()
/openbmc/qemu/target/i386/tcg/
H A Demit.c.inc2081 tcg_gen_ext32s_tl(s->T1, s->T1);
2084 tcg_gen_ext32s_tl(s->T1, s->T0);
2150 tcg_gen_ext32s_tl(s->T1, s->T1);
2155 tcg_gen_ext32s_tl(s->T1, s->T0);