Home
last modified time | relevance | path

Searched refs:refsel (Results 1 – 25 of 34) sorted by relevance

12

/openbmc/linux/drivers/iio/adc/
H A Dad7949.c85 u32 refsel; member
230 switch (ad7949_adc->refsel) { in ad7949_spi_read_raw()
288 FIELD_PREP(AD7949_CFG_MASK_REF, ad7949_adc->refsel) | in ad7949_spi_init()
357 ad7949_adc->refsel = AD7949_CFG_VAL_REF_INT_2500; in ad7949_spi_probe()
360 ad7949_adc->refsel = AD7949_CFG_VAL_REF_INT_4096; in ad7949_spi_probe()
380 ad7949_adc->refsel = AD7949_CFG_VAL_REF_EXT_TEMP; in ad7949_spi_probe()
383 ad7949_adc->refsel = AD7949_CFG_VAL_REF_EXT_TEMP_BUF; in ad7949_spi_probe()
386 if (ad7949_adc->refsel & AD7949_CFG_VAL_REF_EXTERNAL) { in ad7949_spi_probe()
H A Dmax11410.c125 u8 refsel; member
200 u8 refsel) in max11410_get_vrefp() argument
202 refsel = refsel % 4; in max11410_get_vrefp()
203 if (refsel == 3) in max11410_get_vrefp()
206 return st->vrefp[refsel]; in max11410_get_vrefp()
210 u8 refsel) in max11410_get_vrefn() argument
212 if (refsel > 2) in max11410_get_vrefn()
215 return st->vrefn[refsel]; in max11410_get_vrefn()
370 FIELD_PREP(MAX11410_CTRL_REFSEL_MASK, cfg.refsel) | in max11410_configure_channel()
440 vrefp = max11410_get_vrefp(state, cfg.refsel); in max11410_get_scale()
[all …]
H A Dad7124.c152 enum ad7124_ref_sel refsel;
365 unsigned int refsel = cfg->refsel; in ad7124_init_config_vref() local
367 switch (refsel) { in ad7124_init_config_vref()
371 if (IS_ERR(st->vref[refsel])) { in ad7124_init_config_vref()
374 ad7124_ref_names[refsel]); in ad7124_init_config_vref()
375 return PTR_ERR(st->vref[refsel]); in ad7124_init_config_vref()
377 cfg->vref_mv = regulator_get_voltage(st->vref[refsel]); in ad7124_init_config_vref()
388 dev_err(&st->sd.spi->dev, "Invalid reference %d\n", refsel); in ad7124_init_config_vref()
403 val = AD7124_CONFIG_BIPOLAR(cfg->bipolar) | AD7124_CONFIG_REF_SEL(cfg->refsel) | in ad7124_write_config()
867 cfg->refsel = AD7124_INT_REF; in ad7124_parse_channel_config()
[all …]
H A Dad7793.c241 pdata->refsel != AD7793_REFSEL_REFIN1) in ad7793_check_platform_data()
293 st->conf |= AD7793_CONF_REFSEL(pdata->refsel); in ad7793_setup()
802 if (pdata->refsel != AD7793_REFSEL_INTERNAL) { in ad7793_probe()
/openbmc/linux/arch/powerpc/platforms/83xx/
H A Dusb_831x.c94 u32 refsel; in mpc831x_usb_cfg() local
100 refsel = CONTROL_REFSEL_24MHZ; in mpc831x_usb_cfg()
102 refsel = CONTROL_REFSEL_48MHZ; in mpc831x_usb_cfg()
105 CONTROL_UTMI_PHY_EN | refsel); in mpc831x_usb_cfg()
/openbmc/u-boot/board/wandboard/
H A Dspl.c237 .refsel = 1, /* Refresh cycles at 32KHz */
280 .refsel = 1, /* Refresh cycles at 32KHz */
299 .refsel = 1, /* Refresh cycles at 32KHz */
/openbmc/linux/include/linux/platform_data/
H A Dad7793.h105 enum ad7793_refsel refsel; member
/openbmc/u-boot/board/bachmann/ot1200/
H A Dot1200_spl.c85 .refsel = 1, /* Refresh cycles at 32KHz */
/openbmc/u-boot/board/ccv/xpress/
H A Dspl.c62 .refsel = 1, /* Refresh cycles at 32KHz */
/openbmc/u-boot/board/barco/platinum/
H A Dspl_picon.c138 .refsel = 1, /* Refresh cycles at 32KHz */ in spl_dram_init()
H A Dspl_titanium.c141 .refsel = 1, /* Refresh cycles at 32KHz */ in spl_dram_init()
/openbmc/u-boot/board/phytec/pcl063/
H A Dspl.c67 .refsel = 1, /* Refresh cycles at 32KHz */
/openbmc/u-boot/board/bticino/mamoj/
H A Dspl.c126 .refsel = 1,
/openbmc/u-boot/arch/arm/mach-imx/mx6/
H A Dlitesom.c130 .refsel = 0, /* Refresh cycles at 64KHz */
/openbmc/u-boot/board/technexion/pico-imx6ul/
H A Dspl.c73 .refsel = 1,
/openbmc/u-boot/board/dhelectronics/dh_imx6/
H A Ddh_imx6_spl.c252 .refsel = 1, /* Refresh cycles at 32KHz */
271 .refsel = 1, /* Refresh cycles at 32KHz */
/openbmc/u-boot/board/freescale/mx6ul_14x14_evk/
H A Dmx6ul_14x14_evk.c639 .refsel = 0, /* Refresh cycles at 64KHz */
679 .refsel = 0, /* Refresh cycles at 64KHz */
/openbmc/u-boot/board/udoo/
H A Dudoo_spl.c194 .refsel = 1, /* Refresh cycles at 32KHz */
/openbmc/u-boot/board/liebherr/display5/
H A Dspl.c183 .refsel = 1, /* Refresh cycles at 32KHz */ in spl_dram_init()
/openbmc/u-boot/board/compulab/cm_fx6/
H A Dspl.c174 .refsel = 1, /* Refresh cycles at 32KHz */
/openbmc/u-boot/board/k+p/kp_imx6q_tpc/
H A Dkp_imx6q_tpc_spl.c246 .refsel = 1, /* Refresh cycles at 32KHz */ in spl_dram_init()
/openbmc/u-boot/board/sks-kinkel/sksimx6/
H A Dsksimx6.c335 .refsel = 1, /* Refresh cycles at 32KHz */
/openbmc/u-boot/board/freescale/mx6slevk/
H A Dmx6slevk.c414 .refsel = 0, /* Refresh cycles at 64KHz */ in spl_dram_init()
/openbmc/u-boot/board/phytec/pcm058/
H A Dpcm058.c508 .refsel = 1, /* Refresh cycles at 32KHz */ in spl_dram_init()
/openbmc/u-boot/board/freescale/mx6memcal/
H A Dspl.c239 .refsel = CONFIG_REFSEL,

12