Home
last modified time | relevance | path

Searched refs:opcode (Results 1 – 25 of 1414) sorted by relevance

12345678910>>...57

/openbmc/linux/arch/arm/nwfpe/
H A Dfpopcode.h192 #define getCoprocessorNumber(opcode) ((opcode & MASK_COPROCESSOR) >> 8) argument
195 #define getOffset(opcode) (opcode & MASK_OFFSET) argument
198 #define TEST_OPCODE(opcode,mask) (((opcode) & (mask)) == (mask)) argument
200 #define LOAD_OP(opcode) TEST_OPCODE((opcode),MASK_CPDT | BIT_LOAD) argument
201 #define STORE_OP(opcode) ((opcode & (MASK_CPDT | BIT_LOAD)) == MASK_CPDT) argument
203 #define LDF_OP(opcode) (LOAD_OP(opcode) && (getCoprocessorNumber(opcode) == 1)) argument
204 #define LFM_OP(opcode) (LOAD_OP(opcode) && (getCoprocessorNumber(opcode) == 2)) argument
205 #define STF_OP(opcode) (STORE_OP(opcode) && (getCoprocessorNumber(opcode) == 1)) argument
206 #define SFM_OP(opcode) (STORE_OP(opcode) && (getCoprocessorNumber(opcode) == 2)) argument
208 #define PREINDEXED(opcode) ((opcode & BIT_PREINDEX) != 0) argument
[all …]
H A Dfpa11_cpdt.c212 unsigned int PerformLDF(const unsigned int opcode) in PerformLDF() argument
215 unsigned int nRc = 1, write_back = WRITE_BACK(opcode); in PerformLDF()
217 pBase = (unsigned int __user *) readRegister(getRn(opcode)); in PerformLDF()
218 if (REG_PC == getRn(opcode)) { in PerformLDF()
224 if (BIT_UP_SET(opcode)) in PerformLDF()
225 pFinal += getOffset(opcode); in PerformLDF()
227 pFinal -= getOffset(opcode); in PerformLDF()
229 if (PREINDEXED(opcode)) in PerformLDF()
234 switch (opcode & MASK_TRANSFER_LENGTH) { in PerformLDF()
236 loadSingle(getFd(opcode), pAddress); in PerformLDF()
[all …]
H A Dfpa11_cprt.c18 unsigned int PerformFLT(const unsigned int opcode);
19 unsigned int PerformFIX(const unsigned int opcode);
21 static unsigned int PerformComparison(const unsigned int opcode);
23 unsigned int EmulateCPRT(const unsigned int opcode) in EmulateCPRT() argument
26 if (opcode & 0x800000) { in EmulateCPRT()
31 return PerformComparison(opcode); in EmulateCPRT()
35 switch ((opcode & 0x700000) >> 20) { in EmulateCPRT()
37 return PerformFLT(opcode); in EmulateCPRT()
40 return PerformFIX(opcode); in EmulateCPRT()
44 writeFPSR(readRegister(getRd(opcode))); in EmulateCPRT()
[all …]
H A Dfpa11_cpdo.c14 unsigned int SingleCPDO(struct roundingData *roundData, const unsigned int opcode, FPREG * rFd);
15 unsigned int DoubleCPDO(struct roundingData *roundData, const unsigned int opcode, FPREG * rFd);
16 unsigned int ExtendedCPDO(struct roundingData *roundData, const unsigned int opcode, FPREG * rFd);
18 unsigned int EmulateCPDO(const unsigned int opcode) in EmulateCPDO() argument
27 nDest = getDestinationSize(opcode); in EmulateCPDO()
31 roundData.mode = SetRoundingMode(opcode); in EmulateCPDO()
32 roundData.precision = SetRoundingPrecision(opcode); in EmulateCPDO()
40 if (MONADIC_INSTRUCTION(opcode)) in EmulateCPDO()
43 nType = fpa11->fType[getFn(opcode)]; in EmulateCPDO()
45 if (!CONSTANT_FM(opcode)) { in EmulateCPDO()
[all …]
H A Dfpa11.c35 int8 SetRoundingMode(const unsigned int opcode) in SetRoundingMode() argument
37 switch (opcode & MASK_ROUNDING_MODE) { in SetRoundingMode()
53 int8 SetRoundingPrecision(const unsigned int opcode) in SetRoundingPrecision() argument
56 switch (opcode & MASK_ROUNDING_PRECISION) { in SetRoundingPrecision()
85 unsigned int EmulateAll(unsigned int opcode) in EmulateAll() argument
90 printk("NWFPE: emulating opcode %08x\n", opcode); in EmulateAll()
92 code = opcode & 0x00000f00; in EmulateAll()
95 code = opcode & 0x0e000000; in EmulateAll()
97 if (opcode & 0x00000010) { in EmulateAll()
101 return EmulateCPRT(opcode); in EmulateAll()
[all …]
H A Dfpa11.h85 extern unsigned int EmulateAll(unsigned int opcode);
87 extern unsigned int EmulateCPDT(const unsigned int opcode);
88 extern unsigned int EmulateCPDO(const unsigned int opcode);
89 extern unsigned int EmulateCPRT(const unsigned int opcode);
92 extern unsigned int PerformLDF(const unsigned int opcode);
93 extern unsigned int PerformSTF(const unsigned int opcode);
94 extern unsigned int PerformLFM(const unsigned int opcode);
95 extern unsigned int PerformSFM(const unsigned int opcode);
100 const unsigned int opcode, FPREG * rFd);
103 const unsigned int opcode, FPREG * rFd);
[all …]
/openbmc/qemu/linux-user/arm/nwfpe/
H A Dfpopcode.h201 #define getCoprocessorNumber(opcode) ((opcode & MASK_COPROCESSOR) >> 8) argument
204 #define getOffset(opcode) (opcode & MASK_OFFSET) argument
207 #define TEST_OPCODE(opcode,mask) (((opcode) & (mask)) == (mask)) argument
209 #define LOAD_OP(opcode) TEST_OPCODE((opcode),MASK_CPDT | BIT_LOAD) argument
210 #define STORE_OP(opcode) ((opcode & (MASK_CPDT | BIT_LOAD)) == MASK_CPDT) argument
212 #define LDF_OP(opcode) (LOAD_OP(opcode) && (getCoprocessorNumber(opcode) == 1)) argument
213 #define LFM_OP(opcode) (LOAD_OP(opcode) && (getCoprocessorNumber(opcode) == 2)) argument
214 #define STF_OP(opcode) (STORE_OP(opcode) && (getCoprocessorNumber(opcode) == 1)) argument
215 #define SFM_OP(opcode) (STORE_OP(opcode) && (getCoprocessorNumber(opcode) == 2)) argument
217 #define PREINDEXED(opcode) ((opcode & BIT_PREINDEX) != 0) argument
[all …]
H A Dfpa11_cpdt.c215 static unsigned int PerformLDF(const unsigned int opcode) in PerformLDF() argument
219 write_back = WRITE_BACK(opcode); in PerformLDF()
223 pBase = readRegister(getRn(opcode)); in PerformLDF()
224 if (ARM_REG_PC == getRn(opcode)) in PerformLDF()
231 if (BIT_UP_SET(opcode)) in PerformLDF()
232 pFinal += getOffset(opcode) * 4; in PerformLDF()
234 pFinal -= getOffset(opcode) * 4; in PerformLDF()
236 if (PREINDEXED(opcode)) pAddress = pFinal; else pAddress = pBase; in PerformLDF()
238 switch (opcode & MASK_TRANSFER_LENGTH) in PerformLDF()
240 case TRANSFER_SINGLE : loadSingle(getFd(opcode),pAddress); break; in PerformLDF()
[all …]
H A Dfpa11_cprt.c30 unsigned int PerformFLT(const unsigned int opcode);
31 unsigned int PerformFIX(const unsigned int opcode);
34 PerformComparison(const unsigned int opcode);
36 unsigned int EmulateCPRT(const unsigned int opcode) in EmulateCPRT() argument
42 if (opcode & 0x800000) in EmulateCPRT()
48 return PerformComparison(opcode); in EmulateCPRT()
52 switch ((opcode & 0x700000) >> 20) in EmulateCPRT()
54 case FLT_CODE >> 20: nRc = PerformFLT(opcode); break; in EmulateCPRT()
55 case FIX_CODE >> 20: nRc = PerformFIX(opcode); break; in EmulateCPRT()
57 case WFS_CODE >> 20: writeFPSR(readRegister(getRd(opcode))); break; in EmulateCPRT()
[all …]
H A Dfpa11.c74 void SetRoundingMode(const unsigned int opcode) in SetRoundingMode() argument
82 switch (opcode & MASK_ROUNDING_MODE) in SetRoundingMode()
116 void SetRoundingPrecision(const unsigned int opcode) in SetRoundingPrecision() argument
123 switch (opcode & MASK_ROUNDING_PRECISION) { in SetRoundingPrecision()
154 unsigned int EmulateAll(unsigned int opcode, FPA11* qfpa, CPUARMState* qregs) in EmulateAll() argument
165 cp = (opcode >> 8) & 0xf; in EmulateAll()
175 opcode, qregs[ARM_REG_PC]); in EmulateAll()
189 if (TEST_OPCODE(opcode,MASK_CPRT)) in EmulateAll()
195 nRc = EmulateCPRT(opcode); in EmulateAll()
197 else if (TEST_OPCODE(opcode,MASK_CPDO)) in EmulateAll()
[all …]
/openbmc/linux/arch/riscv/kernel/probes/
H A Dsimulate-insn.c36 bool __kprobes simulate_jal(u32 opcode, unsigned long addr, struct pt_regs *regs) in simulate_jal() argument
45 u32 index = (opcode >> 7) & 0x1f; in simulate_jal()
51 imm = ((opcode >> 21) & 0x3ff) << 1; in simulate_jal()
52 imm |= ((opcode >> 20) & 0x1) << 11; in simulate_jal()
53 imm |= ((opcode >> 12) & 0xff) << 12; in simulate_jal()
54 imm |= ((opcode >> 31) & 0x1) << 20; in simulate_jal()
61 bool __kprobes simulate_jalr(u32 opcode, unsigned long addr, struct pt_regs *regs) in simulate_jalr() argument
70 u32 imm = (opcode >> 20) & 0xfff; in simulate_jalr()
71 u32 rd_index = (opcode >> 7) & 0x1f; in simulate_jalr()
72 u32 rs1_index = (opcode >> 15) & 0x1f; in simulate_jalr()
[all …]
/openbmc/linux/arch/arm64/kernel/probes/
H A Dsimulate-insn.c52 static bool __kprobes check_cbz(u32 opcode, struct pt_regs *regs) in check_cbz() argument
54 int xn = opcode & 0x1f; in check_cbz()
56 return (opcode & (1 << 31)) ? in check_cbz()
60 static bool __kprobes check_cbnz(u32 opcode, struct pt_regs *regs) in check_cbnz() argument
62 int xn = opcode & 0x1f; in check_cbnz()
64 return (opcode & (1 << 31)) ? in check_cbnz()
68 static bool __kprobes check_tbz(u32 opcode, struct pt_regs *regs) in check_tbz() argument
70 int xn = opcode & 0x1f; in check_tbz()
71 int bit_pos = ((opcode & (1 << 31)) >> 26) | ((opcode >> 19) & 0x1f); in check_tbz()
76 static bool __kprobes check_tbnz(u32 opcode, struct pt_regs *regs) in check_tbnz() argument
[all …]
/openbmc/linux/arch/csky/kernel/probes/
H A Dsimulate-insn.c69 simulate_br16(u32 opcode, long addr, struct pt_regs *regs) in simulate_br16() argument
72 addr + sign_extend32((opcode & 0x3ff) << 1, 9)); in simulate_br16()
76 simulate_br32(u32 opcode, long addr, struct pt_regs *regs) in simulate_br32() argument
79 addr + sign_extend32((opcode & 0xffff0000) >> 15, 15)); in simulate_br32()
83 simulate_bt16(u32 opcode, long addr, struct pt_regs *regs) in simulate_bt16() argument
87 addr + sign_extend32((opcode & 0x3ff) << 1, 9)); in simulate_bt16()
93 simulate_bt32(u32 opcode, long addr, struct pt_regs *regs) in simulate_bt32() argument
97 addr + sign_extend32((opcode & 0xffff0000) >> 15, 15)); in simulate_bt32()
103 simulate_bf16(u32 opcode, long addr, struct pt_regs *regs) in simulate_bf16() argument
107 addr + sign_extend32((opcode & 0x3ff) << 1, 9)); in simulate_bf16()
[all …]
/openbmc/linux/tools/perf/scripts/python/
H A Dpowerpc-hcalls.py153 def hcall_table_lookup(opcode): argument
154 if (opcode in hcall_table):
155 return hcall_table[opcode]
157 return opcode
164 for opcode in output:
165 h_name = hcall_table_lookup(opcode)
166 time = output[opcode]['time']
167 cnt = output[opcode]['cnt']
168 min_t = output[opcode]['min']
169 max_t = output[opcode]['max']
[all …]
/openbmc/qemu/target/hexagon/
H A Diclass.c32 SlotMask find_iclass_slots(Opcode opcode, int itype) in find_iclass_slots() argument
35 if (GET_ATTRIB(opcode, A_ICOP)) { in find_iclass_slots()
37 } else if (GET_ATTRIB(opcode, A_RESTRICT_SLOT0ONLY)) { in find_iclass_slots()
39 } else if (GET_ATTRIB(opcode, A_RESTRICT_SLOT1ONLY)) { in find_iclass_slots()
41 } else if (GET_ATTRIB(opcode, A_RESTRICT_SLOT2ONLY)) { in find_iclass_slots()
43 } else if (GET_ATTRIB(opcode, A_RESTRICT_SLOT3ONLY)) { in find_iclass_slots()
45 } else if (GET_ATTRIB(opcode, A_COF) && in find_iclass_slots()
46 GET_ATTRIB(opcode, A_INDIRECT) && in find_iclass_slots()
47 !GET_ATTRIB(opcode, A_MEMLIKE) && in find_iclass_slots()
48 !GET_ATTRIB(opcode, A_MEMLIKE_PACKET_RULES)) { in find_iclass_slots()
[all …]
H A Ddecode.c120 if (GET_ATTRIB(packet->insn[i].opcode, A_DOTNEWVALUE) && in decode_fill_newvalue_regno()
121 !GET_ATTRIB(packet->insn[i].opcode, A_EXTENSION)) { in decode_fill_newvalue_regno()
134 if (GET_ATTRIB(packet->insn[i - j - 1].opcode, A_IT_EXTENDER)) { in decode_fill_newvalue_regno()
174 if (GET_ATTRIB(pkt->insn[i].opcode, A_NEWCMPJUMP)) { in decode_split_cmpjump()
191 static bool decode_opcode_can_jump(int opcode) in decode_opcode_can_jump() argument
193 if ((GET_ATTRIB(opcode, A_JUMP)) || in decode_opcode_can_jump()
194 (GET_ATTRIB(opcode, A_CALL)) || in decode_opcode_can_jump()
195 (opcode == J2_trap0) || in decode_opcode_can_jump()
196 (opcode == J2_pause)) { in decode_opcode_can_jump()
198 if (opcode == J4_hintjumpr) { in decode_opcode_can_jump()
[all …]
/openbmc/linux/include/trace/events/
H A Dspmi.h16 TP_PROTO(u8 opcode, u8 sid, u16 addr, u8 len, const u8 *buf),
17 TP_ARGS(opcode, sid, addr, len, buf),
20 __field ( u8, opcode )
28 __entry->opcode = opcode;
36 (int)__entry->opcode, (int)__entry->sid,
42 TP_PROTO(u8 opcode, u8 sid, u16 addr, int ret),
43 TP_ARGS(opcode, sid, addr, ret),
46 __field ( u8, opcode )
53 __entry->opcode = opcode;
60 (int)__entry->opcode, (int)__entry->sid,
[all …]
H A Dio_uring.h71 TP_PROTO(void *ctx, unsigned opcode, unsigned nr_files,
74 TP_ARGS(ctx, opcode, nr_files, nr_bufs, ret),
78 __field( unsigned, opcode )
86 __entry->opcode = opcode;
94 __entry->ctx, __entry->opcode, __entry->nr_files,
150 __field( u8, opcode )
155 __string( op_str, io_uring_get_opcode(req->opcode) )
163 __entry->opcode = req->opcode;
167 __assign_str(op_str, io_uring_get_opcode(req->opcode));
194 __field( u8, opcode )
[all …]
/openbmc/u-boot/post/lib_powerpc/
H A Dcpu_asm.h112 #define ASM_0(opcode) (opcode) argument
113 #define ASM_1(opcode, rd) ((opcode) + \ argument
115 #define ASM_1C(opcode, cr) ((opcode) + \ argument
117 #define ASM_11(opcode, rd, rs) ((opcode) + \ argument
120 #define ASM_11C(opcode, cd, cs) ((opcode) + \ argument
123 #define ASM_11X(opcode, rd, rs) ((opcode) + \ argument
126 #define ASM_11I(opcode, rd, rs, simm) ((opcode) + \ argument
130 #define ASM_11IF(opcode, rd, rs, simm) ((opcode) + \ argument
134 #define ASM_11S(opcode, rd, rs, sh) ((opcode) + \ argument
138 #define ASM_11IX(opcode, rd, rs, imm) ((opcode) + \ argument
[all …]
/openbmc/qemu/target/hexagon/mmvec/
H A Ddecode_ext_mmvec.c34 uint16_t use_opcode = pkt->insn[i].opcode; in check_new_value()
49 if (!GET_ATTRIB(pkt->insn[j].opcode, A_CVI)) { in check_new_value()
66 def_opcode = pkt->insn[def_idx].opcode; in check_new_value()
103 if (GET_ATTRIB(pkt->insn[i].opcode, A_CVI)) { in decode_mmvec_move_cvi_to_end()
105 uint16_t last_opcode = pkt->insn[last_inst].opcode; in decode_mmvec_move_cvi_to_end()
132 uint16_t opcode = pkt->insn[i].opcode; in decode_shuffle_for_execution_vops() local
133 if ((GET_ATTRIB(opcode, A_LOAD) && in decode_shuffle_for_execution_vops()
134 GET_ATTRIB(opcode, A_CVI_NEW)) || in decode_shuffle_for_execution_vops()
135 GET_ATTRIB(opcode, A_CVI_TMP)) { in decode_shuffle_for_execution_vops()
147 uint16_t opcode = pkt->insn[i].opcode; in decode_shuffle_for_execution_vops() local
[all …]
/openbmc/qemu/target/ppc/translate/
H A Dspe-impl.c.inc21 tcg_gen_concat_tl_i64(tmp, cpu_gpr[rA(ctx->opcode)],
22 cpu_gprh[rA(ctx->opcode)]);
28 tcg_gen_mov_tl(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
29 tcg_gen_mov_tl(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]);
45 if (Rc(ctx->opcode)) \
65 tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], \
66 cpu_gpr[rB(ctx->opcode)]); \
67 tcg_op(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], \
68 cpu_gprh[rB(ctx->opcode)]); \
91 tcg_gen_trunc_tl_i32(t0, cpu_gpr[rA(ctx->opcode)]); \
[all …]
/openbmc/qemu/target/mips/tcg/
H A Dmxu_translate.c679 XRa = extract32(ctx->opcode, 6, 5); in gen_mxu_s32i2m()
680 Rb = extract32(ctx->opcode, 16, 5); in gen_mxu_s32i2m()
700 XRa = extract32(ctx->opcode, 6, 5); in gen_mxu_s32m2i()
701 Rb = extract32(ctx->opcode, 16, 5); in gen_mxu_s32m2i()
726 XRa = extract32(ctx->opcode, 6, 4); in gen_mxu_s8ldd()
727 s8 = extract32(ctx->opcode, 10, 8); in gen_mxu_s8ldd()
728 optn3 = extract32(ctx->opcode, 18, 3); in gen_mxu_s8ldd()
729 Rb = extract32(ctx->opcode, 21, 5); in gen_mxu_s8ldd()
806 XRa = extract32(ctx->opcode, 6, 4); in gen_mxu_s8std()
807 s8 = extract32(ctx->opcode, 10, 8); in gen_mxu_s8std()
[all …]
/openbmc/linux/arch/x86/mm/
H A Dpf_in.c103 static int get_opcode(unsigned char *addr, unsigned int *opcode) in get_opcode() argument
109 *opcode = *(unsigned short *)addr; in get_opcode()
112 *opcode = *addr; in get_opcode()
119 #define CHECK_OP_TYPE(opcode, array, type) \ argument
121 if (array[i] == opcode) { \
129 unsigned int opcode; in get_ins_type() local
137 p += get_opcode(p, &opcode); in get_ins_type()
139 CHECK_OP_TYPE(opcode, reg_rop, REG_READ); in get_ins_type()
140 CHECK_OP_TYPE(opcode, reg_wop, REG_WRITE); in get_ins_type()
141 CHECK_OP_TYPE(opcode, imm_wop, IMM_WRITE); in get_ins_type()
[all …]
/openbmc/linux/arch/powerpc/xmon/
H A Dppc-dis.c83 const struct powerpc_opcode *opcode; in lookup_powerpc() local
88 for (opcode = powerpc_opcodes; opcode < opcode_end; ++opcode) in lookup_powerpc()
94 if ((insn & opcode->mask) != opcode->opcode in lookup_powerpc()
96 && ((opcode->flags & dialect) == 0 in lookup_powerpc()
97 || (opcode->deprecated & dialect) != 0))) in lookup_powerpc()
102 for (opindex = opcode->operands; *opindex != 0; opindex++) in lookup_powerpc()
111 return opcode; in lookup_powerpc()
121 const struct powerpc_opcode *opcode; in print_insn_powerpc() local
142 opcode = NULL; in print_insn_powerpc()
145 if (opcode == NULL) in print_insn_powerpc()
[all …]
/openbmc/linux/arch/x86/include/asm/
H A Dtext-patching.h28 extern void text_poke_early(void *addr, const void *opcode, size_t len);
44 extern void *text_poke(void *addr, const void *opcode, size_t len);
46 extern void *text_poke_kgdb(void *addr, const void *opcode, size_t len);
47 extern void *text_poke_copy(void *addr, const void *opcode, size_t len);
48 extern void *text_poke_copy_locked(void *addr, const void *opcode, size_t len, bool core_ok);
51 extern void text_poke_bp(void *addr, const void *opcode, size_t len, const void *emulate);
53 extern void text_poke_queue(void *addr, const void *opcode, size_t len, const void *emulate);
73 static __always_inline int text_opcode_size(u8 opcode) in text_opcode_size() argument
80 switch(opcode) { in text_opcode_size()
96 u8 opcode; member
[all …]

12345678910>>...57