Home
last modified time | relevance | path

Searched refs:ics (Results 1 – 25 of 32) sorted by relevance

12

/openbmc/linux/arch/powerpc/sysdev/xics/
H A Dics-native.c32 struct ics ics; member
38 #define to_ics_native(_ics) container_of(_ics, struct ics_native, ics)
48 struct ics *ics = irq_data_get_irq_chip_data(d); in ics_native_unmask_irq() local
49 struct ics_native *in = to_ics_native(ics); in ics_native_unmask_irq()
86 struct ics *ics = irq_data_get_irq_chip_data(d); in ics_native_mask_irq() local
87 struct ics_native *in = to_ics_native(ics); in ics_native_mask_irq()
101 struct ics *ics = irq_data_get_irq_chip_data(d); in ics_native_set_affinity() local
102 struct ics_native *in = to_ics_native(ics); in ics_native_set_affinity()
134 static int ics_native_check(struct ics *ics, unsigned int hw_irq) in ics_native_check() argument
136 struct ics_native *in = to_ics_native(ics); in ics_native_check()
[all …]
H A Dics-rtas.c152 static int ics_rtas_check(struct ics *ics, unsigned int hw_irq) in ics_rtas_check() argument
168 static void ics_rtas_mask_unknown(struct ics *ics, unsigned long vec) in ics_rtas_mask_unknown() argument
173 static long ics_rtas_get_server(struct ics *ics, unsigned long vec) in ics_rtas_get_server() argument
183 static int ics_rtas_host_match(struct ics *ics, struct device_node *node) in ics_rtas_host_match() argument
193 static struct ics ics_rtas = {
H A Dics-opal.c147 static int ics_opal_host_match(struct ics *ics, struct device_node *node) in ics_opal_host_match() argument
152 static int ics_opal_check(struct ics *ics, unsigned int hw_irq) in ics_opal_check() argument
169 static void ics_opal_mask_unknown(struct ics *ics, unsigned long vec) in ics_opal_mask_unknown() argument
183 static long ics_opal_get_server(struct ics *ics, unsigned long vec) in ics_opal_get_server() argument
197 static struct ics ics_hal = {
H A DMakefile6 obj-$(CONFIG_PPC_ICS_RTAS) += ics-rtas.o
7 obj-$(CONFIG_PPC_ICS_NATIVE) += ics-native.o
8 obj-$(CONFIG_PPC_POWERNV) += ics-opal.o icp-opal.o
H A Dxics-common.c41 static struct ics *xics_ics;
479 void __init xics_register_ics(struct ics *ics) in xics_register_ics() argument
483 xics_ics = ics; in xics_register_ics()
/openbmc/qemu/hw/intc/
H A Dxics.c70 void ics_pic_print_info(ICSState *ics, GString *buf) in ics_pic_print_info() argument
75 ics->offset, ics->offset + ics->nr_irqs - 1, ics); in ics_pic_print_info()
77 if (!ics->irqs) { in ics_pic_print_info()
82 ics_synchronize_state(ics); in ics_pic_print_info()
85 for (i = 0; i < ics->nr_irqs; i++) { in ics_pic_print_info()
86 ICSIRQState *irq = ics->irqs + i; in ics_pic_print_info()
92 ics->offset + i, in ics_pic_print_info()
109 static void ics_reject(ICSState *ics, uint32_t nr);
110 static void ics_eoi(ICSState *ics, uint32_t nr);
202 ICSState *ics; in icp_eoi() local
[all …]
H A Dxics_spapr.c156 ICSState *ics = spapr->ics; in rtas_set_xive() local
165 if (!ics) { in rtas_set_xive()
174 if (!ics_valid_irq(ics, nr) || !xics_icp_get(XICS_FABRIC(spapr), server) in rtas_set_xive()
180 srcno = nr - ics->offset; in rtas_set_xive()
181 ics_write_xive(ics, srcno, server, priority, priority); in rtas_set_xive()
191 ICSState *ics = spapr->ics; in rtas_get_xive() local
200 if (!ics) { in rtas_get_xive()
207 if (!ics_valid_irq(ics, nr)) { in rtas_get_xive()
213 srcno = nr - ics->offset; in rtas_get_xive()
214 rtas_st(rets, 1, ics->irqs[srcno].server); in rtas_get_xive()
[all …]
H A Dxics_kvm.c185 void ics_get_kvm_state(ICSState *ics) in ics_get_kvm_state() argument
195 for (i = 0; i < ics->nr_irqs; i++) { in ics_get_kvm_state()
196 ICSIRQState *irq = &ics->irqs[i]; in ics_get_kvm_state()
198 if (ics_irq_free(ics, i)) { in ics_get_kvm_state()
203 i + ics->offset, &state, false, &error_fatal); in ics_get_kvm_state()
247 void ics_synchronize_state(ICSState *ics) in ics_synchronize_state() argument
249 ics_get_kvm_state(ics); in ics_synchronize_state()
252 int ics_set_kvm_state_one(ICSState *ics, int srcno, Error **errp) in ics_set_kvm_state_one() argument
255 ICSIRQState *irq = &ics->irqs[srcno]; in ics_set_kvm_state_one()
292 srcno + ics->offset, &state, true, errp); in ics_set_kvm_state_one()
[all …]
/openbmc/linux/arch/powerpc/kvm/
H A Dbook3s_xics.c72 struct kvmppc_ics *ics; in ics_deliver_irq() local
78 ics = kvmppc_xics_find_ics(xics, irq, &src); in ics_deliver_irq()
79 if (!ics) { in ics_deliver_irq()
83 state = &ics->irq_state[src]; in ics_deliver_irq()
125 static void ics_check_resend(struct kvmppc_xics *xics, struct kvmppc_ics *ics, in ics_check_resend() argument
131 struct ics_irq_state *state = &ics->irq_state[i]; in ics_check_resend()
140 static bool write_xive(struct kvmppc_xics *xics, struct kvmppc_ics *ics, in write_xive() argument
148 arch_spin_lock(&ics->lock); in write_xive()
160 arch_spin_unlock(&ics->lock); in write_xive()
170 struct kvmppc_ics *ics; in kvmppc_xics_set_xive() local
[all …]
H A Dbook3s_hv_rm_xics.c39 struct kvmppc_ics *ics, struct kvmppc_icp *icp) in ics_rm_check_resend() argument
44 struct ics_irq_state *state = &ics->irq_state[i]; in ics_rm_check_resend()
229 struct kvmppc_ics *ics = xics->ics[icsid]; in icp_rm_check_resend() local
233 if (!ics) in icp_rm_check_resend()
235 ics_rm_check_resend(xics, ics, icp); in icp_rm_check_resend()
281 struct kvmppc_ics *ics; in icp_rm_deliver_irq() local
302 ics = kvmppc_xics_find_ics(xics, new_irq, &src); in icp_rm_deliver_irq()
303 if (!ics) { in icp_rm_deliver_irq()
308 state = &ics->irq_state[src]; in icp_rm_deliver_irq()
311 arch_spin_lock(&ics->lock); in icp_rm_deliver_irq()
[all …]
H A Dbook3s_xics.h112 struct kvmppc_ics *ics[KVMPPC_XICS_MAX_ICS_ID + 1]; member
133 struct kvmppc_ics *ics; in kvmppc_xics_find_ics() local
139 ics = xics->ics[icsid]; in kvmppc_xics_find_ics()
140 if (!ics) in kvmppc_xics_find_ics()
142 return ics; in kvmppc_xics_find_ics()
/openbmc/qemu/hw/pci-host/
H A Dpnv_phb3_msi.c101 ICSState *ics = ICS(msi); in phb3_msi_try_send() local
132 icp_irq(ics, server, srcno + ics->offset, prio); in phb3_msi_try_send()
160 ICSState *ics = ICS(msi); in pnv_phb3_msi_send() local
165 if (src >= ics->nr_irqs) { in pnv_phb3_msi_send()
193 static void phb3_msi_reject(ICSState *ics, uint32_t nr) in phb3_msi_reject() argument
195 Phb3MsiState *msi = PHB3_MSI(ics); in phb3_msi_reject()
196 unsigned int srcno = nr - ics->offset; in phb3_msi_reject()
206 static void phb3_msi_resend(ICSState *ics) in phb3_msi_resend() argument
208 Phb3MsiState *msi = PHB3_MSI(ics); in phb3_msi_resend()
246 ICSState *ics = ICS(msi); in pnv_phb3_msi_update_config() local
[all …]
H A Dpnv_phb3.c352 ICSState *ics = &phb->lsis; in pnv_phb3_remap_irqs() local
364 ics->offset = 0; in pnv_phb3_remap_irqs()
379 ics->offset = 0; in pnv_phb3_remap_irqs()
407 ics->offset = comp + global; in pnv_phb3_remap_irqs()
/openbmc/qemu/include/hw/ppc/
H A Dxics.h116 static inline bool ics_valid_irq(ICSState *ics, uint32_t nr) in ics_valid_irq() argument
118 return (nr >= ics->offset) && (nr < (ics->offset + ics->nr_irqs)); in ics_valid_irq()
161 void icp_irq(ICSState *ics, int server, int nr, uint8_t priority);
164 void ics_write_xive(ICSState *ics, int nr, int server,
168 static inline bool ics_irq_free(ICSState *ics, uint32_t srcno) in ics_irq_free() argument
170 return !(ics->irqs[srcno].flags & XICS_FLAGS_IRQ_MASK); in ics_irq_free()
173 void ics_set_irq_type(ICSState *ics, int srcno, bool lsi);
175 void ics_pic_print_info(ICSState *ics, GString *buf);
177 void ics_resend(ICSState *ics);
190 void ics_get_kvm_state(ICSState *ics);
[all …]
H A Dpnv_psi.h59 ICSState ics; member
/openbmc/linux/arch/powerpc/include/asm/
H A Dxics.h90 struct ics { struct
92 int (*check)(struct ics *ics, unsigned int hwirq); argument
93 void (*mask_unknown)(struct ics *ics, unsigned long vec); argument
94 long (*get_server)(struct ics *ics, unsigned long vec); argument
95 int (*host_match)(struct ics *ics, struct device_node *node); argument
163 extern void xics_register_ics(struct ics *ics);
/openbmc/qemu/hw/ppc/
H A Dspapr_irq.c208 { SPAPR_INTC((spapr_)->ics), SPAPR_INTC((spapr_)->xive), }
325 spapr->ics = ICS_SPAPR(obj); in spapr_irq_init()
432 if (spapr->ics) { in spapr_qirq()
433 assert(ics_valid_irq(spapr->ics, irq)); in spapr_qirq()
518 if (!spapr->ics) { in spapr_irq_update_active_intc()
530 new_intc = SPAPR_INTC(spapr->ics); in spapr_irq_update_active_intc()
540 static int ics_find_free_block(ICSState *ics, int num, int alignnum) in ics_find_free_block() argument
544 for (first = 0; first < ics->nr_irqs; first += alignnum) { in ics_find_free_block()
545 if (num > (ics->nr_irqs - first)) { in ics_find_free_block()
549 if (!ics_irq_free(ics, i)) { in ics_find_free_block()
[all …]
H A Dpnv_psi.c168 ICSState *ics = &PNV8_PSI(psi)->ics; in pnv_psi_set_irsn() local
185 ics->offset = (val & PSIHB_IRSN_COMP_MSK) >> PSIHB_IRSN_COMP_SH; in pnv_psi_set_irsn()
269 ICSState *ics = &PNV8_PSI(psi)->ics; in pnv_psi_set_xivr() local
305 ics_write_xive(ics, src, server, prio, prio); in pnv_psi_set_xivr()
477 object_initialize_child(obj, "ics-psi", &psi8->ics, TYPE_ICS); in pnv_psi_power8_instance_init()
478 object_property_add_alias(obj, ICS_PROP_XICS, OBJECT(&psi8->ics), in pnv_psi_power8_instance_init()
494 ICSState *ics = &PNV8_PSI(psi)->ics; in pnv_psi_power8_realize() local
498 if (!object_property_set_int(OBJECT(ics), "nr-irqs", PSI_NUM_INTERRUPTS, in pnv_psi_power8_realize()
502 if (!qdev_realize(DEVICE(ics), NULL, errp)) { in pnv_psi_power8_realize()
506 for (i = 0; i < ics->nr_irqs; i++) { in pnv_psi_power8_realize()
[all …]
/openbmc/linux/drivers/iio/adc/
H A Dstmpe-adc.c212 static void stmpe_adc_voltage_chan(struct iio_chan_spec *ics, int chan) in stmpe_adc_voltage_chan() argument
214 ics->type = IIO_VOLTAGE; in stmpe_adc_voltage_chan()
215 ics->info_mask_separate = BIT(IIO_CHAN_INFO_RAW); in stmpe_adc_voltage_chan()
216 ics->info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE); in stmpe_adc_voltage_chan()
217 ics->indexed = 1; in stmpe_adc_voltage_chan()
218 ics->channel = chan; in stmpe_adc_voltage_chan()
221 static void stmpe_adc_temp_chan(struct iio_chan_spec *ics, int chan) in stmpe_adc_temp_chan() argument
223 ics->type = IIO_TEMP; in stmpe_adc_temp_chan()
224 ics->info_mask_separate = BIT(IIO_CHAN_INFO_PROCESSED); in stmpe_adc_temp_chan()
225 ics->indexed = 1; in stmpe_adc_temp_chan()
[all …]
/openbmc/linux/arch/x86/platform/intel-mid/
H A Dpwr.c332 u32 ics; in mid_pwr_irq_handler() local
334 ics = readl(pwr->regs + PM_ICS); in mid_pwr_irq_handler()
335 if (!(ics & PM_ICS_IP)) in mid_pwr_irq_handler()
338 writel(ics | PM_ICS_IP, pwr->regs + PM_ICS); in mid_pwr_irq_handler()
340 dev_warn(pwr->dev, "Unexpected IRQ: %#x\n", PM_ICS_INT_STATUS(ics)); in mid_pwr_irq_handler()
/openbmc/linux/drivers/gpu/drm/imx/ipuv3/
H A Dipuv3-plane.c588 enum ipu_color_space ics; in ipu_plane_atomic_update() local
641 ics = ipu_drm_fourcc_to_colorspace(fb->format->format); in ipu_plane_atomic_update()
645 new_state->color_range, ics, in ipu_plane_atomic_update()
650 new_state->color_range, ics, in ipu_plane_atomic_update()
672 ics = ipu_drm_fourcc_to_colorspace(fb->format->format); in ipu_plane_atomic_update()
676 DRM_COLOR_YCBCR_LIMITED_RANGE, ics, in ipu_plane_atomic_update()
681 DRM_COLOR_YCBCR_LIMITED_RANGE, ics, in ipu_plane_atomic_update()
/openbmc/linux/drivers/media/pci/saa7134/
H A Dsaa7134-tvaudio.c175 int ausel=0, ics=0, ocs=0; in mute_input_7134() local
215 case TV: ausel=0xc0; ics=0x00; ocs=0x02; break; in mute_input_7134()
216 case LINE1: ausel=0x80; ics=0x00; ocs=0x00; break; in mute_input_7134()
217 case LINE2: ausel=0x80; ics=0x08; ocs=0x01; break; in mute_input_7134()
218 case LINE2_LEFT: ausel=0x80; ics=0x08; ocs=0x05; break; in mute_input_7134()
221 saa_andorb(SAA7134_ANALOG_IO_SELECT, 0x08, ics); in mute_input_7134()
/openbmc/qemu/hw/audio/
H A Dintel-hda.c178 uint32_t ics; member
312 if (d->ics & ICH6_IRS_BUSY) { in intel_hda_corb_run()
351 if (d->ics & ICH6_IRS_BUSY) { in intel_hda_response()
355 d->ics &= ~(ICH6_IRS_BUSY | 0xf0); in intel_hda_response()
356 d->ics |= (ICH6_IRS_VALID | (dev->cad << 4)); in intel_hda_response()
572 if (d->ics & ICH6_IRS_BUSY) { in intel_hda_set_ics()
803 .offset = offsetof(IntelHDAState, ics),
1205 VMSTATE_UINT32(ics, IntelHDAState),
/openbmc/u-boot/arch/x86/lib/
H A Dpmu.c18 u32 ics; member
/openbmc/qemu/include/hw/pci-host/
H A Dpnv_phb3.h30 ICSState ics; member

12