Home
last modified time | relevance | path

Searched refs:div2 (Results 1 – 25 of 58) sorted by relevance

123

/openbmc/linux/drivers/clk/
H A Dclk-vt8500.c456 int div1, div2; in wm8750_find_pll_bits() local
463 for (div2 = 7; div2 >= 0; div2--) in wm8750_find_pll_bits()
465 tclk = parent_rate * (mul + 1) / ((div1 + 1) * (1 << div2)); in wm8750_find_pll_bits()
474 *divisor2 = div2; in wm8750_find_pll_bits()
482 *divisor2 = div2; in wm8750_find_pll_bits()
504 int div1, div2; in wm8850_find_pll_bits() local
511 for (div2 = 3; div2 >= 0; div2--) in wm8850_find_pll_bits()
514 ((div1 + 1) * (1 << div2)); in wm8850_find_pll_bits()
522 *divisor2 = div2; in wm8850_find_pll_bits()
530 *divisor2 = div2; in wm8850_find_pll_bits()
[all …]
/openbmc/linux/drivers/clk/uniphier/
H A Dclk-uniphier.h114 #define UNIPHIER_CLK_DIV3(parent, div0, div1, div2) \ argument
116 UNIPHIER_CLK_DIV(parent, div2)
118 #define UNIPHIER_CLK_DIV4(parent, div0, div1, div2, div3) \ argument
120 UNIPHIER_CLK_DIV2(parent, div2, div3)
122 #define UNIPHIER_CLK_DIV5(parent, div0, div1, div2, div3, div4) \ argument
123 UNIPHIER_CLK_DIV4(parent, div0, div1, div2, div3), \
/openbmc/u-boot/arch/arm/mach-sunxi/
H A Dclock_sun8i_a83t.c111 unsigned int div1 = 0, div2 = 0; in clock_set_pll5() local
116 div2 << CCM_PLL5_DIV2_SHIFT | in clock_set_pll5()
132 int div2 = ((rval & CCM_PLL6_CTRL_DIV2_MASK) >> in clock_get_pll6() local
134 return 24000000 * n / div1 / div2; in clock_get_pll6()
H A Dclock_sun50i_h6.c90 int div2 = ((rval & CCM_PLL6_CTRL_DIV2_MASK) >> in clock_get_pll6() local
93 return 24000000 / 4 * n / div1 / div2; in clock_get_pll6()
/openbmc/linux/drivers/clk/tegra/
H A Dclk-tegra-super-cclk.c54 unsigned int div2; in cclk_super_recalc_rate() local
58 div2 = 1; in cclk_super_recalc_rate()
60 div2 = 0; in cclk_super_recalc_rate()
63 return parent_rate >> div2; in cclk_super_recalc_rate()
65 return tegra_clk_super_ops.recalc_rate(hw, parent_rate) >> div2; in cclk_super_recalc_rate()
/openbmc/linux/drivers/clk/imx/
H A Dclk-composite-8m.c54 int div1, div2; in imx8m_clk_composite_compute_dividers() local
62 for (div2 = 1; div2 <= PCG_DIV_MAX; div2++) { in imx8m_clk_composite_compute_dividers()
63 int new_error = ((parent_rate / div1) / div2) - rate; in imx8m_clk_composite_compute_dividers()
67 *postdiv = div2; in imx8m_clk_composite_compute_dividers()
/openbmc/linux/arch/microblaze/lib/
H A Ddivsi3.S38 blti r5, div2 /* this traps r5 == 0x80000000 */
43 div2: label
56 bri div2 /* div2 */
H A Dudivsi3.S52 blti r5, div2
57 div2: label
70 bri div2 /* div2 */
H A Dumodsi3.S54 blti r5, div2
59 div2: label
72 bri div2 /* div2 */
H A Dmodsi3.S43 div2: label
56 bri div2 /* div2 */
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/engine/disp/
H A Dga102.c88 u32 div2 = 0; in ga102_sor_clock() local
92 div2 = 1; in ga102_sor_clock()
96 nvkm_wr32(device, 0x00ec04 + (sor->id * 0x10), div2); in ga102_sor_clock()
/openbmc/u-boot/arch/arm/mach-s5pc1xx/include/mach/
H A Dclock.h30 unsigned int div2; member
66 unsigned int div2; member
/openbmc/linux/arch/sh/kernel/cpu/sh2a/
H A Dclock-sh7264.c63 static int div2[] = { 1, 2, 3, 4, 6, 8, 12 }; variable
66 .divisors = div2,
67 .nr_divisors = ARRAY_SIZE(div2),
H A Dclock-sh7269.c91 static int div2[] = { 1, 2, 0, 4 }; variable
94 .divisors = div2,
95 .nr_divisors = ARRAY_SIZE(div2),
/openbmc/linux/arch/sh/kernel/cpu/sh4a/
H A Dclock-shx3.c47 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable
51 .divisors = div2,
52 .nr_divisors = ARRAY_SIZE(div2),
H A Dclock-sh7757.c48 static unsigned int div2[] = { 1, 1, 2, 1, 1, 4, 1, 6, variable
52 .divisors = div2,
53 .nr_divisors = ARRAY_SIZE(div2),
H A Dclock-sh7785.c51 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable
55 .divisors = div2,
56 .nr_divisors = ARRAY_SIZE(div2),
H A Dclock-sh7786.c53 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable
57 .divisors = div2,
58 .nr_divisors = ARRAY_SIZE(div2),
/openbmc/linux/drivers/media/tuners/
H A Dmt2131.c89 u32 div1, num1, div2, num2; in mt2131_set_params() local
111 div2 = num2 / 8192; in mt2131_set_params()
140 b[6] = div2; in mt2131_set_params()
146 (int)div1, (int)num1, (int)div2, (int)num2); in mt2131_set_params()
H A Dmt2060.c196 u32 div1,num1,div2,num2; in mt2060_set_params() local
233 div2 = num2 / 8192; in mt2060_set_params()
252 b[5] = ((num2 >>12) & 1) | (div2 << 1); in mt2060_set_params()
256 dprintk("PLL div1=%d num1=%d div2=%d num2=%d",(int)div1,(int)num1,(int)div2,(int)num2); in mt2060_set_params()
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dqoriq-clock.txt165 clock-output-names = "pll0", "pll0-div2";
173 clock-output-names = "pll1", "pll1-div2";
181 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
190 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
199 clock-output-names = "platform-pll", "platform-pll-div2";
/openbmc/linux/drivers/spi/
H A Dspi-omap-uwire.c315 int div2; in uwire_setup_transfer() local
372 div2 = (rate / div1 + hz - 1) / hz; in uwire_setup_transfer()
373 if (div2 <= 8) in uwire_setup_transfer()
391 switch (div2) { in uwire_setup_transfer()
/openbmc/linux/sound/soc/codecs/
H A Dwm8978.c403 u8 div2; member
417 pll_div->div2 = 1; in pll_factors()
420 pll_div->div2 = 0; in pll_factors()
539 __func__, pll_div.n, pll_div.k, pll_div.div2); in wm8978_configure_pll()
544 snd_soc_component_write(component, WM8978_PLL_N, (pll_div.div2 << 4) | pll_div.n); in wm8978_configure_pll()
/openbmc/linux/arch/mips/alchemy/common/
H A Dclock.c379 long div1, div2; in alchemy_calc_div() local
390 div2 = (div1 / scale) - 1; /* value to write to register */ in alchemy_calc_div()
392 if (div2 > maxdiv) in alchemy_calc_div()
393 div2 = maxdiv; in alchemy_calc_div()
395 *rv = div2; in alchemy_calc_div()
397 div1 = ((div2 + 1) * scale); in alchemy_calc_div()
/openbmc/linux/drivers/comedi/drivers/
H A Dadl_pci9118.c532 unsigned int *div1, unsigned int *div2, in pci9118_calc_divisors() argument
539 *div2 = *tim1 / pacer->osc_base; /* scan timer */ in pci9118_calc_divisors()
540 *div2 = *div2 / *div1; /* major timer is c1*c2 */ in pci9118_calc_divisors()
541 if (*div2 < chans) in pci9118_calc_divisors()
542 *div2 = chans; in pci9118_calc_divisors()
548 if (*div2 < (chans + 2)) in pci9118_calc_divisors()
549 *div2 = chans + 2; in pci9118_calc_divisors()
552 *tim1 = *div1 * *div2 * pacer->osc_base; in pci9118_calc_divisors()

123