xref: /openbmc/u-boot/arch/arm/mach-s5pc1xx/include/mach/clock.h (revision 83d290c56fab2d38cd1ab4c4cc7099559c1d5046)
1*83d290c5STom Rini /* SPDX-License-Identifier: GPL-2.0+ */
2225f5eecSMinkyu Kang /*
3225f5eecSMinkyu Kang  * (C) Copyright 2009 Samsung Electronics
4225f5eecSMinkyu Kang  * Minkyu Kang <mk7.kang@samsung.com>
5225f5eecSMinkyu Kang  * Heungjun Kim <riverful.kim@samsung.com>
6225f5eecSMinkyu Kang  */
7225f5eecSMinkyu Kang 
8225f5eecSMinkyu Kang #ifndef __ASM_ARM_ARCH_CLOCK_H_
9225f5eecSMinkyu Kang #define __ASM_ARM_ARCH_CLOCK_H_
10225f5eecSMinkyu Kang 
11225f5eecSMinkyu Kang #ifndef __ASSEMBLY__
12225f5eecSMinkyu Kang struct s5pc100_clock {
13225f5eecSMinkyu Kang 	unsigned int	apll_lock;
14225f5eecSMinkyu Kang 	unsigned int	mpll_lock;
15225f5eecSMinkyu Kang 	unsigned int	epll_lock;
16225f5eecSMinkyu Kang 	unsigned int	hpll_lock;
17225f5eecSMinkyu Kang 	unsigned char	res1[0xf0];
18225f5eecSMinkyu Kang 	unsigned int	apll_con;
19225f5eecSMinkyu Kang 	unsigned int	mpll_con;
20225f5eecSMinkyu Kang 	unsigned int	epll_con;
21225f5eecSMinkyu Kang 	unsigned int	hpll_con;
22225f5eecSMinkyu Kang 	unsigned char	res2[0xf0];
23225f5eecSMinkyu Kang 	unsigned int	src0;
24225f5eecSMinkyu Kang 	unsigned int	src1;
25225f5eecSMinkyu Kang 	unsigned int	src2;
26225f5eecSMinkyu Kang 	unsigned int	src3;
27225f5eecSMinkyu Kang 	unsigned char	res3[0xf0];
28225f5eecSMinkyu Kang 	unsigned int	div0;
29225f5eecSMinkyu Kang 	unsigned int	div1;
30225f5eecSMinkyu Kang 	unsigned int	div2;
31225f5eecSMinkyu Kang 	unsigned int	div3;
32225f5eecSMinkyu Kang 	unsigned int	div4;
33225f5eecSMinkyu Kang 	unsigned char	res4[0x1ec];
34225f5eecSMinkyu Kang 	unsigned int	gate_d00;
35225f5eecSMinkyu Kang 	unsigned int	gate_d01;
36225f5eecSMinkyu Kang 	unsigned int	gate_d02;
37225f5eecSMinkyu Kang 	unsigned char	res5[0x54];
38225f5eecSMinkyu Kang 	unsigned int	gate_sclk0;
39225f5eecSMinkyu Kang 	unsigned int	gate_sclk1;
40225f5eecSMinkyu Kang };
41225f5eecSMinkyu Kang 
42225f5eecSMinkyu Kang struct s5pc110_clock {
43225f5eecSMinkyu Kang 	unsigned int	apll_lock;
44225f5eecSMinkyu Kang 	unsigned char	res1[0x4];
45225f5eecSMinkyu Kang 	unsigned int	mpll_lock;
46225f5eecSMinkyu Kang 	unsigned char	res2[0x4];
47225f5eecSMinkyu Kang 	unsigned int	epll_lock;
48225f5eecSMinkyu Kang 	unsigned char	res3[0xc];
49225f5eecSMinkyu Kang 	unsigned int	vpll_lock;
50225f5eecSMinkyu Kang 	unsigned char	res4[0xdc];
51225f5eecSMinkyu Kang 	unsigned int	apll_con;
52225f5eecSMinkyu Kang 	unsigned char	res5[0x4];
53225f5eecSMinkyu Kang 	unsigned int	mpll_con;
54225f5eecSMinkyu Kang 	unsigned char	res6[0x4];
55225f5eecSMinkyu Kang 	unsigned int	epll_con;
56225f5eecSMinkyu Kang 	unsigned char	res7[0xc];
57225f5eecSMinkyu Kang 	unsigned int	vpll_con;
58225f5eecSMinkyu Kang 	unsigned char	res8[0xdc];
59225f5eecSMinkyu Kang 	unsigned int	src0;
60225f5eecSMinkyu Kang 	unsigned int	src1;
61225f5eecSMinkyu Kang 	unsigned int	src2;
62225f5eecSMinkyu Kang 	unsigned int	src3;
63225f5eecSMinkyu Kang 	unsigned char	res9[0xf0];
64225f5eecSMinkyu Kang 	unsigned int	div0;
65225f5eecSMinkyu Kang 	unsigned int	div1;
66225f5eecSMinkyu Kang 	unsigned int	div2;
67225f5eecSMinkyu Kang 	unsigned int	div3;
68225f5eecSMinkyu Kang 	unsigned int	div4;
69225f5eecSMinkyu Kang 	unsigned char	res10[0x1ec];
70225f5eecSMinkyu Kang 	unsigned int	gate_d00;
71225f5eecSMinkyu Kang 	unsigned int	gate_d01;
72225f5eecSMinkyu Kang 	unsigned int	gate_d02;
73225f5eecSMinkyu Kang 	unsigned char	res11[0x54];
74225f5eecSMinkyu Kang 	unsigned int	gate_sclk0;
75225f5eecSMinkyu Kang 	unsigned int	gate_sclk1;
76225f5eecSMinkyu Kang };
77225f5eecSMinkyu Kang #endif
78225f5eecSMinkyu Kang 
79225f5eecSMinkyu Kang #endif
80