Home
last modified time | relevance | path

Searched refs:ch_regs (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/dma/
H A Dtegra186-gpc-dma.c208 struct tegra_dma_channel_regs ch_regs; member
479 struct tegra_dma_channel_regs *ch_regs; in tegra_dma_configure_next_sg() local
498 ch_regs = &dma_desc->sg_req[dma_desc->sg_idx].ch_regs; in tegra_dma_configure_next_sg()
500 tdc_write(tdc, TEGRA_GPCDMA_CHAN_WCOUNT, ch_regs->wcount); in tegra_dma_configure_next_sg()
501 tdc_write(tdc, TEGRA_GPCDMA_CHAN_SRC_PTR, ch_regs->src_ptr); in tegra_dma_configure_next_sg()
502 tdc_write(tdc, TEGRA_GPCDMA_CHAN_DST_PTR, ch_regs->dst_ptr); in tegra_dma_configure_next_sg()
503 tdc_write(tdc, TEGRA_GPCDMA_CHAN_HIGH_ADDR_PTR, ch_regs->high_addr_ptr); in tegra_dma_configure_next_sg()
507 ch_regs->csr | TEGRA_GPCDMA_CSR_ENB); in tegra_dma_configure_next_sg()
513 struct tegra_dma_channel_regs *ch_regs; in tegra_dma_start() local
529 ch_regs = &dma_desc->sg_req[dma_desc->sg_idx].ch_regs; in tegra_dma_start()
[all …]
H A Dtegra210-adma.c119 struct tegra_adma_chan_regs ch_regs; member
140 struct tegra_adma_chan_regs ch_regs; member
352 struct tegra_adma_chan_regs *ch_regs; in tegra_adma_start() local
367 ch_regs = &desc->ch_regs; in tegra_adma_start()
371 tdma_ch_write(tdc, ADMA_CH_TC, ch_regs->tc); in tegra_adma_start()
372 tdma_ch_write(tdc, ADMA_CH_CTRL, ch_regs->ctrl); in tegra_adma_start()
373 tdma_ch_write(tdc, ADMA_CH_LOWER_SRC_ADDR, ch_regs->src_addr); in tegra_adma_start()
374 tdma_ch_write(tdc, ADMA_CH_LOWER_TRG_ADDR, ch_regs->trg_addr); in tegra_adma_start()
375 tdma_ch_write(tdc, ADMA_CH_FIFO_CTRL, ch_regs->fifo_ctrl); in tegra_adma_start()
376 tdma_ch_write(tdc, ADMA_CH_CONFIG, ch_regs->config); in tegra_adma_start()
[all …]
H A Dtegra20-apb-dma.c149 struct tegra_dma_channel_regs ch_regs; member
430 struct tegra_dma_channel_regs *ch_regs = &sg_req->ch_regs; in tegra_dma_start() local
432 tdc_write(tdc, TEGRA_APBDMA_CHAN_CSR, ch_regs->csr); in tegra_dma_start()
433 tdc_write(tdc, TEGRA_APBDMA_CHAN_APBSEQ, ch_regs->apb_seq); in tegra_dma_start()
434 tdc_write(tdc, TEGRA_APBDMA_CHAN_APBPTR, ch_regs->apb_ptr); in tegra_dma_start()
435 tdc_write(tdc, TEGRA_APBDMA_CHAN_AHBSEQ, ch_regs->ahb_seq); in tegra_dma_start()
436 tdc_write(tdc, TEGRA_APBDMA_CHAN_AHBPTR, ch_regs->ahb_ptr); in tegra_dma_start()
438 tdc_write(tdc, TEGRA_APBDMA_CHAN_WCOUNT, ch_regs->wcount); in tegra_dma_start()
442 ch_regs->csr | TEGRA_APBDMA_CSR_ENB); in tegra_dma_start()
476 tdc_write(tdc, TEGRA_APBDMA_CHAN_APBPTR, nsg_req->ch_regs.apb_ptr); in tegra_dma_configure_for_next()
[all …]
H A Dpch_dma.c120 struct pch_dma_desc_regs ch_regs[MAX_CHAN_NR]; member
752 pd->ch_regs[i].dev_addr = channel_readl(pd_chan, DEV_ADDR); in pch_dma_save_regs()
753 pd->ch_regs[i].mem_addr = channel_readl(pd_chan, MEM_ADDR); in pch_dma_save_regs()
754 pd->ch_regs[i].size = channel_readl(pd_chan, SIZE); in pch_dma_save_regs()
755 pd->ch_regs[i].next = channel_readl(pd_chan, NEXT); in pch_dma_save_regs()
775 channel_writel(pd_chan, DEV_ADDR, pd->ch_regs[i].dev_addr); in pch_dma_restore_regs()
776 channel_writel(pd_chan, MEM_ADDR, pd->ch_regs[i].mem_addr); in pch_dma_restore_regs()
777 channel_writel(pd_chan, SIZE, pd->ch_regs[i].size); in pch_dma_restore_regs()
778 channel_writel(pd_chan, NEXT, pd->ch_regs[i].next); in pch_dma_restore_regs()
H A Dtxx9dmac.h164 void __iomem *ch_regs; member
H A Dat_hdmac.c99 #define ch_regs(x) (AT_DMA_CH_REGS_BASE + (x) * 0x28) /* Channel x base addr */ macro
277 void __iomem *ch_regs; member
290 __raw_readl((atchan)->ch_regs + ATC_##name##_OFFSET)
293 __raw_writel((val), (atchan)->ch_regs + ATC_##name##_OFFSET)
2016 atchan->ch_regs = atdma->regs + ch_regs(i); in at_dma_probe()
H A Dtxx9dmac.c26 return dc->ch_regs; in __dma_regs()
32 return dc->ch_regs; in __dma_regs32()
1130 dc->ch_regs = &__txx9dmac_regs(dc->ddev)->CHAN[ch]; in txx9dmac_chan_probe()
1132 dc->ch_regs = &__txx9dmac_regs32(dc->ddev)->CHAN[ch]; in txx9dmac_chan_probe()
H A Dat_xdmac.c219 void __iomem *ch_regs; member
319 #define at_xdmac_chan_read(atchan, reg) readl_relaxed((atchan)->ch_regs + (reg))
320 #define at_xdmac_chan_write(atchan, reg, value) writel_relaxed((value), (atchan)->ch_regs + (reg))
2386 atchan->ch_regs = at_xdmac_chan_reg_base(atxdmac, i); in at_xdmac_probe()
/openbmc/linux/drivers/memory/tegra/
H A Dtegra186.c45 mc->ch_regs = devm_kcalloc(mc->dev, mc->soc->num_channels, sizeof(*mc->ch_regs), in tegra186_mc_probe()
47 if (!mc->ch_regs) in tegra186_mc_probe()
53 mc->ch_regs[i] = devm_platform_ioremap_resource_byname(pdev, name); in tegra186_mc_probe()
54 if (IS_ERR(mc->ch_regs[i])) in tegra186_mc_probe()
55 return PTR_ERR(mc->ch_regs[i]); in tegra186_mc_probe()
H A Dmc.h121 return readl_relaxed(mc->ch_regs[ch] + offset); in mc_ch_readl()
133 writel_relaxed(value, mc->ch_regs[ch] + offset); in mc_ch_writel()
/openbmc/linux/drivers/dma/dw/
H A Dregs.h268 void __iomem *ch_regs; member
300 return dwc->ch_regs; in __dwc_regs()
H A Dcore.c1241 dwc->ch_regs = &__dw_regs(dw)->CHAN[i]; in do_dma_probe()
/openbmc/linux/include/soc/tegra/
H A Dmc.h231 void __iomem **ch_regs; member