Home
last modified time | relevance | path

Searched refs:UART1_CTS (Results 1 – 23 of 23) sorted by relevance

/openbmc/u-boot/doc/device-tree-bindings/pinctrl/
H A Dmarvell,armada-cp110-pinctrl.txt78 4 MSS_UART_RXD UART1_CTS PCIe0_CLKREQ
116 42 MSS_UART_TXD SPI0_MISO UART1_CTS
126 52 SPI1_CSn[2] - UART1_CTS
132 58 AU_I2SDI SPI0_MISO UART1_CTS
/openbmc/u-boot/board/overo/
H A Dovero.h91 MUX_VAL(CP(UART1_CTS), (IEN | PTU | DIS | M4)) /*GPIO_150-MMC3_WP*/\
156 MUX_VAL(CP(UART1_CTS), (IDIS | PTD | DIS | M4)) /*GPIO_150-YELLOW LED*/\
163 MUX_VAL(CP(UART1_CTS), (IDIS | PTD | DIS | M4)) /*GPIO_150-YELLOW LED*/\
/openbmc/u-boot/arch/arm/include/asm/arch-omap5/
H A Dmux_omap5.h114 #define UART1_CTS 0x00a2 macro
/openbmc/linux/arch/arm/boot/dts/hisilicon/
H A Dhi3620-hi4511.dts89 0x0f8 0x0 /* UART1_CTS & UART1_RTS (IOMG61) */
377 0x210 0 /* UART1_CTS (IOCFG140) */
387 0x210 0 /* UART1_CTS (IOCFG140) */
/openbmc/linux/arch/arm/boot/dts/st/
H A Dstm32mp15xx-dhcom-drc02.dtsi128 * Note: PI3 is UART1_RTS and PI5 is UART1_CTS on DRC02 (uart4 of STM32MP1),
/openbmc/u-boot/board/logicpd/omap3som/
H A Domap3logic.h143 MUX_VAL(CP(UART1_CTS), (IEN | PTU | DIS | M0)); /*UART1_CTS*/ in set_muxconf_regs()
/openbmc/linux/drivers/pinctrl/
H A Dpinctrl-k210.c351 K210_FUNC(UART1_CTS, IN),
/openbmc/u-boot/arch/arm/dts/
H A Dda850.dtsi141 /* UART1_CTS UART1_RTS */
/openbmc/u-boot/board/ti/am3517crane/
H A Dam3517crane.h204 MUX_VAL(CP(UART1_CTS), (M7))\
/openbmc/linux/arch/arm/boot/dts/ti/davinci/
H A Dda850.dtsi187 /* UART1_CTS UART1_RTS */
/openbmc/u-boot/board/pandora/
H A Dpandora.h188 MUX_VAL(CP(UART1_CTS), (IEN | PTU | EN | M0)) /*UART1_CTS*/\
/openbmc/u-boot/board/technexion/twister/
H A Dtwister.h239 MUX_VAL(CP(UART1_CTS), (IEN | PTU | EN | M4)) \
/openbmc/u-boot/board/corscience/tricorder/
H A Dtricorder.h205 MUX_VAL(CP(UART1_CTS), (IDIS | PTD | DIS | M4)) /*GPIO_150*/ \
/openbmc/u-boot/board/timll/devkit8000/
H A Ddevkit8000.h208 MUX_VAL(CP(UART1_CTS), (IDIS | PTD | DIS | M4)) /*GPIO_150*/ \
/openbmc/u-boot/board/nokia/rx51/
H A Drx51.h212 MUX_VAL(CP(UART1_CTS), (IDIS | PTD | DIS | M4)) /*GPIO_150*/\
/openbmc/u-boot/board/8dtech/eco5pk/
H A Deco5pk.h230 MUX_VAL(CP(UART1_CTS), (IEN | PTU | DIS | M0)) \
/openbmc/u-boot/board/ti/evm/
H A Devm.h228 MUX_VAL(CP(UART1_CTS), (IEN | PTU | DIS | M0)) /*UART1_CTS*/\
/openbmc/u-boot/board/teejet/mt_ventoux/
H A Dmt_ventoux.h228 MUX_VAL(CP(UART1_CTS), (IEN | PTU | EN | M4)) \
/openbmc/u-boot/board/htkw/mcx/
H A Dmcx.h233 MUX_VAL(CP(UART1_CTS), (IEN | PTU | DIS | M0)) \
/openbmc/u-boot/board/lg/sniper/
H A Dsniper.h192 MUX_VAL(CP(UART1_CTS), (IEN | PTD | DIS | M0)) /* uart1_cts */ \
/openbmc/u-boot/board/technexion/tao3530/
H A Dtao3530.h210 MUX_VAL(CP(UART1_CTS), (IEN | PTU | DIS | M0)) \
/openbmc/u-boot/board/logicpd/am3517evm/
H A Dam3517evm.h232 MUX_VAL(CP(UART1_CTS), (IEN | PTU | DIS | M0)) \
/openbmc/u-boot/board/ti/beagle/
H A Dbeagle.h216 MUX_VAL(CP(UART1_CTS), (IDIS | PTD | DIS | M4)) /*GPIO_150*/ \