Home
last modified time | relevance | path

Searched refs:SD_97500KHZ (Results 1 – 13 of 13) sorted by relevance

/openbmc/u-boot/board/renesas/koelsch/
H A Dkoelsch.c54 #define SD_97500KHZ 0x7 macro
64 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f()
65 writel(SD_97500KHZ, SD2CKCR); in board_early_init_f()
H A Dkoelsch_spl.c27 #define SD_97500KHZ 0x7 macro
359 writel(SD_97500KHZ, SD2CKCR); in board_init_f()
/openbmc/u-boot/board/renesas/gose/
H A Dgose.c52 #define SD_97500KHZ 0x7 macro
62 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f()
63 writel(SD_97500KHZ, SD2CKCR); in board_early_init_f()
H A Dgose_spl.c27 #define SD_97500KHZ 0x7 macro
362 writel(SD_97500KHZ, SD2CKCR); in board_init_f()
/openbmc/u-boot/board/renesas/lager/
H A Dlager.c63 #define SD_97500KHZ 0x7 macro
73 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f()
74 writel(SD_97500KHZ, SD2CKCR); in board_early_init_f()
H A Dlager_spl.c27 #define SD_97500KHZ 0x7 macro
350 writel(SD_97500KHZ, SD2CKCR); in board_init_f()
/openbmc/u-boot/board/renesas/silk/
H A Dsilk.c49 #define SD_97500KHZ 0x7 macro
57 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f()
H A Dsilk_spl.c27 #define SD_97500KHZ 0x7 macro
379 writel(SD_97500KHZ, SD1CKCR); in board_init_f()
/openbmc/u-boot/board/renesas/alt/
H A Dalt.c48 #define SD_97500KHZ 0x7 macro
56 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f()
H A Dalt_spl.c27 #define SD_97500KHZ 0x7 macro
365 writel(SD_97500KHZ, SD1CKCR); in board_init_f()
/openbmc/u-boot/board/renesas/porter/
H A Dporter.c53 #define SD_97500KHZ 0x7 macro
63 writel(SD_97500KHZ, SD2CKCR); in board_early_init_f()
H A Dporter_spl.c27 #define SD_97500KHZ 0x7 macro
445 writel(SD_97500KHZ, SD2CKCR); in board_init_f()
/openbmc/u-boot/board/renesas/stout/
H A Dstout_spl.c27 #define SD_97500KHZ 0x7 macro
431 writel(SD_97500KHZ, SD2CKCR); in board_init_f()