Home
last modified time | relevance | path

Searched refs:PGCR (Results 1 – 11 of 11) sorted by relevance

/openbmc/u-boot/board/renesas/sh7763rdp/
H A Dsh7763rdp.c18 #define PGCR 0xffef000c macro
45 writew(0, PGCR); in board_init()
/openbmc/u-boot/board/renesas/ecovec/
H A Decovec.c68 outw((inw(PGCR) & ~0xFF) | 0x55, PGCR); in board_init()
/openbmc/u-boot/board/mpr2/
H A Dmpr2.c88 __raw_writew(0x03D5, PGCR); /* 00 00 00 11 11 01 01 01 */ in board_init()
/openbmc/u-boot/arch/sh/include/asm/
H A Dcpu_sh7723.h128 #define PGCR 0xA405010C macro
H A Dcpu_sh7724.h149 #define PGCR 0xA405010C macro
H A Dcpu_sh7720.h166 #define PGCR (PFC_BASE + 0x0C) macro
H A Dcpu_sh7780.h405 #define PGCR 0xFFEA000C macro
H A Dcpu_sh7722.h1199 #define PGCR 0xA405010C macro
/openbmc/u-boot/board/renesas/ap325rxa/
H A Dap325rxa.c103 outw(PGCR_D, PGCR); in board_init()
/openbmc/u-boot/doc/device-tree-bindings/memory-controllers/
H A Dst,stm32mp1-ddr.txt106 PGCR
255 0x01442E02 /*PGCR*/
/openbmc/linux/drivers/net/ethernet/amd/
H A Dariadne.h353 volatile u_char PGCR; /* Port General Control Register */ member