Home
last modified time | relevance | path

Searched refs:MV_IDLE (Results 1 – 7 of 7) sorted by relevance

/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dxor.c259 return MV_IDLE; in mv_xor_state_get()
303 if ((command == MV_START) && (state == MV_IDLE)) { in mv_xor_command_set()
328 } else if ((command == MV_STOP) && (state == MV_IDLE)) { in mv_xor_command_set()
359 while (mv_xor_state_get(0) != MV_IDLE) in ddr3_new_tip_ecc_scrub()
H A Dxor.h46 MV_IDLE, enumerator
/openbmc/u-boot/drivers/ddr/marvell/axp/
H A Dxor.c357 return MV_IDLE; in mv_xor_state_get()
403 if ((command == MV_START) && (state == MV_IDLE)) { in mv_xor_cmd_set()
427 else if ((command == MV_STOP) && (state == MV_IDLE)) in mv_xor_cmd_set()
H A Dxor.h44 MV_IDLE, enumerator
H A Dddr3_sdram.c62 while (mv_xor_state_get(chan) != MV_IDLE) { in xor_waiton_eng()
501 while (mv_xor_state_get(chan) != MV_IDLE) in ddr3_dram_sram_burst()
H A Dddr3_hw_training.c461 while (mv_xor_state_get(0) != MV_IDLE) in ddr3_hw_training()
963 while (mv_xor_state_get(0) != MV_IDLE) in ddr3_training_suspend_resume()
/openbmc/u-boot/arch/arm/mach-mvebu/
H A Ddram.c202 while (mv_xor_state_get(SCRB_XOR_CHAN) != MV_IDLE) in dram_ecc_scrubbing()