DRAMTMG0_TWTP (reference) in projects: openbmc

Home

Sort by last modified time | relevance | path

Searched refs:DRAMTMG0_TWTP (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/arch/arm/mach-sunxi/dram_timings/
H A D	ddr2_v3s.c	`54 writel(DRAMTMG0_TWTP(twtp) \| DRAMTMG0_TFAW(tfaw) \| in mctl_set_timing_params()`
H A D	ddr3_1333.c	`57 writel(DRAMTMG0_TWTP(twtp) \| DRAMTMG0_TFAW(tfaw) \| in mctl_set_timing_params()`
H A D	lpddr3_stock.c	`53 writel(DRAMTMG0_TWTP(twtp) \| DRAMTMG0_TFAW(tfaw) \| in mctl_set_timing_params()`
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A D	dram_sunxi_dw.h	`154 #define DRAMTMG0_TWTP(x) ((x) << 24) macro`

Last Index Update: Sat Mar 15 03:01:03 CDT 2025