Home
last modified time | relevance | path

Searched refs:DPLL_LOCK (Results 1 – 11 of 11) sorted by relevance

/openbmc/u-boot/arch/arm/mach-omap2/
H A Dclocks-common.c339 do_setup_dpll((*prcm)->cm_clkmode_dpll_mpu, params, DPLL_LOCK, "mpu"); in configure_mpu_dpll()
369 do_setup_dpll((*prcm)->cm_clkmode_dpll_usb, params, DPLL_LOCK, "usb"); in setup_usb_dpll()
394 DPLL_LOCK, "core"); in setup_dplls()
405 params, DPLL_LOCK, "per"); in setup_dplls()
417 params, DPLL_LOCK, "ddr"); in setup_dplls()
422 DPLL_LOCK, "gmac"); in setup_dplls()
/openbmc/u-boot/arch/arm/include/asm/arch-omap4/
H A Dclock.h206 #define DPLL_LOCK 1 macro
/openbmc/linux/arch/arm/mach-omap1/
H A Dusb.c588 #define DPLL_LOCK (1 << 0) macro
632 while (!(omap_readw(ULPD_DPLL_CTRL) & DPLL_LOCK)) in omap_1510_usb_init()
/openbmc/u-boot/arch/arm/include/asm/arch-omap5/
H A Dclock.h392 #define DPLL_LOCK 1 macro
/openbmc/qemu/include/hw/misc/
H A Dxlnx-zynqmp-crf.h94 FIELD(PLL_STATUS, DPLL_LOCK, 1, 1)
/openbmc/linux/drivers/gpu/drm/gma500/
H A Dcdv_intel_display.c768 (REG_READ(map->dpll) & ~DPLL_LOCK) | DPLL_VCO_ENABLE); in cdv_intel_crtc_mode_set()
773 if (!(REG_READ(map->dpll) & DPLL_LOCK)) { in cdv_intel_crtc_mode_set()
H A Dpsb_intel_reg.h242 #define DPLL_LOCK (1 << 15) /* CDV */ macro
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos5420.c32 #define DPLL_LOCK 0x10030 macro
1469 [dpll] = PLL(pll_2550, CLK_FOUT_DPLL, "fout_dpll", "fin_pll", DPLL_LOCK,
/openbmc/linux/drivers/gpu/drm/i915/gvt/
H A Ddisplay.c387 vgpu_vreg_t(vgpu, DPLL_STATUS) = DPLL_LOCK(DPLL_ID_SKL_DPLL0); in emulate_monitor_status_change()
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_dpll_mgr.c1295 if (intel_de_wait_for_set(dev_priv, DPLL_STATUS, DPLL_LOCK(id), 5)) in skl_ddi_pll_enable()
/openbmc/linux/drivers/gpu/drm/i915/
H A Di915_reg.h5987 #define DPLL_LOCK(id) (1 << ((id) * 8))
5985 #define DPLL_LOCK( global() macro