Home
last modified time | relevance | path

Searched refs:CP0_SRSConf2 (Results 1 – 7 of 7) sorted by relevance

/openbmc/qemu/target/mips/
H A Dcpu.c238 env->CP0_SRSConf2 = env->cpu_model->CP0_SRSConf2; in mips_cpu_reset_hold()
H A Dinternal.h74 int32_t CP0_SRSConf2; member
H A Dcpu.h716 int32_t CP0_SRSConf2; member
H A Dcpu-defs.c.inc307 .CP0_SRSConf2 = (1U << CP0SRSC2_M) | (0x3fe << CP0SRSC2_SRS9) |
/openbmc/qemu/target/mips/sysemu/
H A Dmachine.c278 VMSTATE_INT32(env.CP0_SRSConf2, MIPSCPU),
/openbmc/qemu/target/mips/tcg/sysemu/
H A Dcp0_helper.c1037 env->CP0_SRSConf2 |= arg1 & env->CP0_SRSConf2_rw_bitmask; in helper_mtc0_srsconf2()
/openbmc/qemu/target/mips/tcg/
H A Dtranslate.c5362 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf2)); in gen_mfc0()
6844 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf2)); in gen_dmfc0()