Home
last modified time | relevance | path

Searched refs:CP0_SRSConf1 (Results 1 – 7 of 7) sorted by relevance

/openbmc/qemu/target/mips/
H A Dcpu.c236 env->CP0_SRSConf1 = env->cpu_model->CP0_SRSConf1; in mips_cpu_reset_hold()
H A Dinternal.h72 int32_t CP0_SRSConf1; member
H A Dcpu.h710 int32_t CP0_SRSConf1; member
H A Dcpu-defs.c.inc304 .CP0_SRSConf1 = (1U << CP0SRSC1_M) | (0x3fe << CP0SRSC1_SRS6) |
/openbmc/qemu/target/mips/sysemu/
H A Dmachine.c277 VMSTATE_INT32(env.CP0_SRSConf1, MIPSCPU),
/openbmc/qemu/target/mips/tcg/sysemu/
H A Dcp0_helper.c1032 env->CP0_SRSConf1 |= arg1 & env->CP0_SRSConf1_rw_bitmask; in helper_mtc0_srsconf1()
/openbmc/qemu/target/mips/tcg/
H A Dtranslate.c5357 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf1)); in gen_mfc0()
6839 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf1)); in gen_dmfc0()