Home
last modified time | relevance | path

Searched refs:CP0_SRSConf0 (Results 1 – 7 of 7) sorted by relevance

/openbmc/qemu/target/mips/
H A Dcpu.c234 env->CP0_SRSConf0 = env->cpu_model->CP0_SRSConf0; in mips_cpu_reset_hold()
H A Dinternal.h70 int32_t CP0_SRSConf0; member
H A Dcpu.h704 int32_t CP0_SRSConf0; member
H A Dcpu-defs.c.inc301 .CP0_SRSConf0 = (1U << CP0SRSC0_M) | (0x3fe << CP0SRSC0_SRS3) |
/openbmc/qemu/target/mips/sysemu/
H A Dmachine.c276 VMSTATE_INT32(env.CP0_SRSConf0, MIPSCPU),
/openbmc/qemu/target/mips/tcg/sysemu/
H A Dcp0_helper.c1027 env->CP0_SRSConf0 |= arg1 & env->CP0_SRSConf0_rw_bitmask; in helper_mtc0_srsconf0()
/openbmc/qemu/target/mips/tcg/
H A Dtranslate.c5352 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf0)); in gen_mfc0()
6834 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf0)); in gen_dmfc0()