Searched hist:e883e9927ae667a2473c4a4ec666df53af1b34d9 (Results 1 – 3 of 3) sorted by relevance
/openbmc/qemu/hw/riscv/ |
H A D | spike.c | diff e883e9927ae667a2473c4a4ec666df53af1b34d9 Sat Mar 07 06:48:39 CST 2020 Bin Meng <bmeng.cn@gmail.com> hw/riscv: Generate correct "mmu-type" for 32-bit machines
32-bit machine should have its CPU's "mmu-type" set to "riscv,sv32".
Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-id: 1583585319-26603-1-git-send-email-bmeng.cn@gmail.com Message-Id: <1583585319-26603-1-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
|
H A D | sifive_u.c | diff e883e9927ae667a2473c4a4ec666df53af1b34d9 Sat Mar 07 06:48:39 CST 2020 Bin Meng <bmeng.cn@gmail.com> hw/riscv: Generate correct "mmu-type" for 32-bit machines
32-bit machine should have its CPU's "mmu-type" set to "riscv,sv32".
Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-id: 1583585319-26603-1-git-send-email-bmeng.cn@gmail.com Message-Id: <1583585319-26603-1-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
|
H A D | virt.c | diff e883e9927ae667a2473c4a4ec666df53af1b34d9 Sat Mar 07 06:48:39 CST 2020 Bin Meng <bmeng.cn@gmail.com> hw/riscv: Generate correct "mmu-type" for 32-bit machines
32-bit machine should have its CPU's "mmu-type" set to "riscv,sv32".
Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-id: 1583585319-26603-1-git-send-email-bmeng.cn@gmail.com Message-Id: <1583585319-26603-1-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
|