Home
last modified time | relevance | path

Searched full:muxing (Results 1 – 25 of 199) sorted by relevance

12345678

/openbmc/u-boot/include/dm/
H A Dpinctrl.h47 * in this driver. (necessary for pin-muxing)
48 * @get_function_name: return the function name of the muxing selector,
50 * certain device to. (necessary for pin-muxing)
51 * @pinmux_set: enable a certain muxing function with a certain pin.
54 * may be ignored. (necessary for pin-muxing against a single pin)
55 * @pinmux_group_set: enable a certain muxing function with a certain pin
59 * (necessary for pin-muxing against a pin group)
72 * @get_pin_muxing: display the muxing of a given pin.
138 * get_pin_muxing() - show pin muxing
140 * This allows to display the muxing of a given pin. It's useful for
[all …]
/openbmc/linux/include/linux/pinctrl/
H A Dpinmux.h23 * available for muxing. This is called by the core to acquire the pins
30 * @get_function_name: return the function name of the muxing selector,
38 * @set_mux: enable a certain muxing function with a certain pin group. The
49 * @gpio_disable_free: free up GPIO muxing on a certain pin, the reverse of
54 * to the GPIO controllers that need pin muxing.
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Dpalmas.txt30 ti,mux-padX : set the pad register X (1-2) to the correct muxing for the
31 hardware, if not set will use muxing in OTP.
/openbmc/u-boot/cmd/
H A Dpinmux.c94 printf("Can't display pin muxing for %s\n", in do_status()
142 "show pin-controller muxing",
145 "pinmux status [-a] - print pin-controller muxing [for all]\n"
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dcs42l52.txt23 Single-ended input. Single-ended mode allows for MIC1 or MIC2 muxing for input.
27 Single-ended input. Single-ended mode allows for MIC1 or MIC2 muxing for input.
/openbmc/u-boot/board/freescale/ls1021aqds/
H A Deth.c5 * This file handles the board muxing between the RGMII/SGMII PHYs on
10 * Muxing is handled via the PIXIS BRDCFG4 register. The EMI1 bits control
11 * muxing among the RGMII PHYs and the SGMII PHYs. The value for RGMII depends
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dmscc,vsc7514-serdes.yaml7 title: Microsemi Ocelot SerDes muxing
15 space for setting up the SerDes to switch port muxing.
/openbmc/u-boot/test/py/tests/
H A Dtest_pinmux.py23 """Test that 'pinmux status -a' displays pin's muxing."""
60 muxing descriptions."""
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dralink,rt2880-pinctrl.yaml15 The pin controller can only set the muxing of pin groups. Muxing individual
H A Dralink,rt305x-pinctrl.yaml15 The pin controller can only set the muxing of pin groups. Muxing individual
H A Dralink,rt5350-pinctrl.yaml15 The pin controller can only set the muxing of pin groups. Muxing individual
H A Dralink,rt3352-pinctrl.yaml15 The pin controller can only set the muxing of pin groups. Muxing individual
H A Dralink,rt3883-pinctrl.yaml15 The pin controller can only set the muxing of pin groups. Muxing individual
H A Dmediatek,mt7621-pinctrl.yaml15 The pin controller can only set the muxing of pin groups. Muxing individual
H A Dmediatek,mt7620-pinctrl.yaml15 The pin controller can only set the muxing of pin groups. Muxing individual
/openbmc/linux/Documentation/firmware-guide/acpi/
H A Dextcon-intel-int3496.rst11 otg port and how it can optionally control the muxing of the data pins
22 Index 2 The output gpio for muxing of the data pins between the USB host and
/openbmc/u-boot/board/freescale/corenet_ds/
H A Deth_hydra.c8 * This file handles the board muxing between the Fman Ethernet MACs and
16 * Muxing is handled via the PIXIS BRDCFG1 register. The EMI1 bits control
17 * muxing among the RGMII PHYs and the SGMII PHYs. The value for RGMII is
19 * inserted in. The EMI2 bits control muxing for the the XGMII. Like SGMII,
101 * Set the board muxing for a given MAC
484 * need for Linux to do any muxing. This works because of the way in board_eth_init()
H A Deth_superhydra.c8 * This file handles the board muxing between the Fman Ethernet MACs and
16 * Muxing is handled via the PIXIS BRDCFG1 register. The EMI1 bits control
17 * muxing among the RGMII PHYs and the SGMII PHYs. The value for RGMII is
19 * inserted in. The EMI2 bits control muxing for the the XGMII. Like SGMII,
106 * Set the board muxing for a given MAC
625 * need for Linux to do any muxing. This works because of the way in board_eth_init()
741 * need for Linux to do any muxing. This works because of the way in board_eth_init()
/openbmc/linux/include/media/i2c/
H A Dadv7604.h13 /* Analog input muxing modes (AFE register 0x02, [2:0]) */
97 /* Analog input muxing mode */
H A Dadv7842.h11 /* Analog input muxing modes (AFE register 0x02, [2:0]) */
135 /* Analog input muxing mode */
/openbmc/linux/drivers/pinctrl/
H A DKconfig126 muxing and a GPIO driver to handle the GPIO when the GPIO function is
168 function muxing and a GPIO driver to handle the GPIO when the GPIO
194 control frameworks. It provides interfaces to setup pin muxing, assign
196 Pin muxing and pin config settings are retrieved from device tree.
/openbmc/u-boot/arch/arm/mach-mvebu/
H A Dspl.c78 * Pin muxing needs to be done before UART output, since in board_init_f()
79 * on A38x the UART pins need some re-muxing for output in board_init_f()
/openbmc/u-boot/board/samsung/smdkc100/
H A Dlowlevel_init.S104 ldr r1, =0x1111 @ A, M, E, HPLL Muxing
107 ldr r1, =0x1000001 @ Uart Clock & CLK48M Muxing
/openbmc/linux/drivers/phy/mscc/
H A DKconfig12 Enable this for supporting SerDes muxing with Microsemi Ocelot.
/openbmc/linux/drivers/pinctrl/bcm/
H A DKconfig143 support individual pin muxing.
170 The Broadcom Northstar pins driver supports muxing multi-purpose pins

12345678