/openbmc/linux/Documentation/devicetree/bindings/i2c/ |
H A D | i2c-imx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/i2c/i2c-imx.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Freescale Inter IC (I2C) and High Speed Inter IC (HS-I2C) for i.MX 10 - Oleksij Rempel <o.rempel@pengutronix.de> 13 - $ref: /schemas/i2c/i2c-controller.yaml# 18 - const: fsl,imx1-i2c 19 - const: fsl,imx21-i2c 20 - const: fsl,vf610-i2c [all …]
|
H A D | i2c-mpc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/i2c/i2c-mpc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: I2C-Bus adapter for MPC824x/83xx/85xx/86xx/512x/52xx SoCs 10 - Chris Packham <chris.packham@alliedtelesis.co.nz> 13 - $ref: /schemas/i2c/i2c-controller.yaml# 18 - items: 19 - enum: 20 - mpc5200-i2c [all …]
|
H A D | i2c-imx-lpi2c.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/i2c/i2c-imx-lpi2c.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Anson Huang <Anson.Huang@nxp.com> 13 - $ref: /schemas/i2c/i2c-controller.yaml# 18 - enum: 19 - fsl,imx7ulp-lpi2c 20 - items: 21 - enum: [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | imx53.dtsi | 10 * http://www.opensource.org/licenses/gpl-license.html 15 #include "imx53-pinfunc.h" 16 #include <dt-bindings/clock/imx5-clock.h> 17 #include <dt-bindings/gpio/gpio.h> 18 #include <dt-bindings/input/input.h> 19 #include <dt-bindings/interrupt-controller/irq.h> 38 tzic: tz-interrupt-controller@fffc000 { 39 compatible = "fsl,imx53-tzic", "fsl,tzic"; 40 interrupt-controller; 41 #interrupt-cells = <1>; [all …]
|
H A D | fsl-ls1043a.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR X11 3 * Device Tree Include file for Freescale Layerscape-1043A family SoC. 5 * Copyright (C) 2014-2015, Freescale Semiconductor 13 compatible = "fsl,ls1043a"; 14 interrupt-parent = <&gic>; 17 compatible = "fixed-clock"; 18 #clock-cells = <0>; 19 clock-frequency = <100000000>; 20 clock-output-names = "sysclk"; 23 gic: interrupt-controller@1400000 { [all …]
|
H A D | fsl-ls1046a.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR X11 3 * Device Tree Include file for Freescale Layerscape-1046A family SoC. 13 compatible = "fsl,ls1046a"; 14 interrupt-parent = <&gic>; 17 compatible = "fixed-clock"; 18 #clock-cells = <0>; 19 clock-frequency = <100000000>; 20 clock-output-names = "sysclk"; 23 gic: interrupt-controller@1400000 { 24 compatible = "arm,gic-400"; [all …]
|
H A D | fsl-ls1012a.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR X11 9 compatible = "fsl,ls1012a"; 10 interrupt-parent = <&gic>; 13 compatible = "fixed-clock"; 14 #clock-cells = <0>; 15 clock-frequency = <100000000>; 16 clock-output-names = "sysclk"; 19 gic: interrupt-controller@1400000 { 20 compatible = "arm,gic-400"; 21 #interrupt-cells = <3>; [all …]
|
H A D | fsl-imx8mq.dtsi | 16 #include "fsl-imx8-ca53.dtsi" 17 #include <dt-bindings/clock/imx8mq-clock.h> 18 #include <dt-bindings/gpio/gpio.h> 19 #include <dt-bindings/input/input.h> 20 #include <dt-bindings/interrupt-controller/arm-gic.h> 21 #include <dt-bindings/pinctrl/pins-imx8mq.h> 22 #include <dt-bindings/thermal/thermal.h> 25 compatible = "fsl,imx8mq"; 26 interrupt-parent = <&gpc>; 27 #address-cells = <2>; [all …]
|
H A D | ls1021a.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 5 * Copyright 2013-2015 Freescale Semiconductor, Inc. 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 compatible = "fsl,ls1021a"; 13 interrupt-parent = <&gic>; 26 #address-cells = <1>; 27 #size-cells = <0>; 30 compatible = "arm,cortex-a7"; 37 compatible = "arm,cortex-a7"; 45 compatible = "arm,armv7-timer"; [all …]
|
/openbmc/linux/arch/powerpc/boot/dts/ |
H A D | mpc5125twr.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 7 * Reworked by Matteo Facchinetti (engineering@sirius-es.it) 11 #include <dt-bindings/clock/mpc512x-clock.h> 13 /dts-v1/; 17 compatible = "fsl,mpc5125ads", "fsl,mpc5125"; 18 #address-cells = <1>; 19 #size-cells = <1>; 20 interrupt-parent = <&ipic>; 29 #address-cells = <1>; 30 #size-cells = <0>; [all …]
|
H A D | mpc5200b.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 10 /dts-v1/; 13 model = "fsl,mpc5200b"; 14 compatible = "fsl,mpc5200b"; 15 #address-cells = <1>; 16 #size-cells = <1>; 17 interrupt-parent = <&mpc5200_pic>; 20 #address-cells = <1>; 21 #size-cells = <0>; 26 d-cache-line-size = <32>; [all …]
|
H A D | mpc5121.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Copyright 2007-2008 Freescale Semiconductor Inc. 8 #include <dt-bindings/clock/mpc512x-clock.h> 10 /dts-v1/; 14 compatible = "fsl,mpc5121"; 15 #address-cells = <1>; 16 #size-cells = <1>; 17 interrupt-parent = <&ipic>; 25 #address-cells = <1>; 26 #size-cells = <0>; [all …]
|
H A D | charon.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 12 /dts-v1/; 17 #address-cells = <1>; 18 #size-cells = <1>; 19 interrupt-parent = <&mpc5200_pic>; 22 #address-cells = <1>; 23 #size-cells = <0>; 28 d-cache-line-size = <32>; 29 i-cache-line-size = <32>; 30 d-cache-size = <0x4000>; // L1, 16K [all …]
|
H A D | lite5200.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Copyright 2006-2007 Secret Lab Technologies Ltd. 9 /dts-v1/; 12 model = "fsl,lite5200"; 13 compatible = "fsl,lite5200"; 14 #address-cells = <1>; 15 #size-cells = <1>; 16 interrupt-parent = <&mpc5200_pic>; 19 #address-cells = <1>; 20 #size-cells = <0>; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/cpm/ |
H A D | i2c.txt | 1 * I2C 3 The I2C controller is expressed as a bus under the CPM node. 6 - compatible : "fsl,cpm1-i2c", "fsl,cpm2-i2c" 7 - reg : On CPM2 devices, the second resource doesn't specify the I2C 10 - #address-cells : Should be one. The cell is the i2c device address with 12 - #size-cells : Should be zero. 13 - clock-frequency : Can be used to set the i2c clock frequency. If 16 i2c drivers to find the bus to probe: 17 - linux,i2c-index : Can be used to hard code an i2c bus number. By default, 18 the bus number is dynamically assigned by the i2c core. [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/board/ |
H A D | fsl-board.txt | 10 - compatible : Should be "fsl,<board>-bcsr" 11 - reg : Offset and length of the register set for the device 16 compatible = "fsl,mpc8360mds-bcsr"; 20 * Freescale on-board FPGA 22 This is the memory-mapped registers for on board FPGA. 25 - compatible: should be a board-specific string followed by a string 27 "fsl,<board>-fpga", "fsl,fpga-pixis", or 28 "fsl,<board>-fpga", "fsl,fpga-qixis" 29 - reg: should contain the address and the length of the FPGA register set. 32 - interrupts: should specify event (wakeup) IRQ. [all …]
|
/openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx31.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 3 // Copyright 2016-2018 Vladimir Zapolskiy <vz@mleia.com> 4 // Copyright 2012 Denis 'GNUtoo' Carikli <GNUtoo@no-log.org> 7 #address-cells = <1>; 8 #size-cells = <1>; 11 * pre-existing /chosen node to be available to insert the 34 #address-cells = <1>; 35 #size-cells = <0>; 38 compatible = "arm,arm1136jf-s"; 44 avic: interrupt-controller@68000000 { [all …]
|
H A D | imx35.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 7 #include "imx35-pinfunc.h" 10 #address-cells = <1>; 11 #size-cells = <1>; 14 * pre-existing /chosen node to be available to insert the 38 #address-cells = <1>; 39 #size-cells = <0>; 42 compatible = "arm,arm1136jf-s"; 48 avic: avic-interrupt-controller@68000000 { 49 compatible = "fsl,imx35-avic", "fsl,avic"; [all …]
|
H A D | imx50.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 7 #include "imx50-pinfunc.h" 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/clock/imx5-clock.h> 12 #address-cells = <1>; 13 #size-cells = <1>; 16 * pre-existing /chosen node to be available to insert the 47 #address-cells = <1>; 48 #size-cells = <0>; 51 compatible = "arm,cortex-a8"; [all …]
|
H A D | imx6dl-alti6p.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 7 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/leds/common.h> 10 #include <dt-bindings/sound/fsl-imx-audmux.h> 15 compatible = "alt,alti6p", "fsl,imx6dl"; 18 stdout-path = &uart4; 21 clock_ksz8081: clock-ksz8081 { 22 compatible = "fixed-clock"; 23 #clock-cells = <0>; [all …]
|
H A D | imx6qdl-kontron-samx6i.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR X11 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/sound/fsl-imx-audmux.h> 14 reg_1p0v_s0: regulator-1p0v-s0 { 15 compatible = "regulator-fixed"; 16 regulator-name = "V_1V0_S0"; 17 regulator-min-microvolt = <1000000>; 18 regulator-max-microvolt = <1000000>; 19 regulator-always-on; 20 regulator-boot-on; [all …]
|
/openbmc/linux/arch/powerpc/boot/dts/fsl/ |
H A D | p2041si-post.dtsi | 4 * Copyright 2011 - 2015 Freescale Semiconductor Inc. 36 compatible = "fsl,bman-fbpr"; 37 alloc-ranges = <0 0 0x10 0>; 41 compatible = "fsl,qman-fqd"; 42 alloc-ranges = <0 0 0x10 0>; 46 compatible = "fsl,qman-pfdr"; 47 alloc-ranges = <0 0 0x10 0>; 51 compatible = "fsl,p2041-elbc", "fsl,elbc", "simple-bus"; 53 #address-cells = <2>; 54 #size-cells = <1>; [all …]
|
H A D | p1010si-post.dtsi | 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,ifc", "simple-bus"; 44 compatible = "fsl,p1010-pcie", "fsl,qoriq-pcie-v2.3"; 46 #size-cells = <2>; 47 #address-cells = <3>; 48 bus-range = <0 255>; 49 clock-frequency = <33333333>; 54 #interrupt-cells = <1>; 55 #size-cells = <2>; [all …]
|
/openbmc/linux/arch/arm/boot/dts/nxp/mxs/ |
H A D | imx28-cfa10049.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 7 * The CFA-10049 is an expansion board for the CFA-10036 module, thus we 8 * need to include the CFA-10036 DTS. 10 #include "imx28-cfa10036.dts" 13 model = "Crystalfontz CFA-10049 Board"; 14 compatible = "crystalfontz,cfa10049", "crystalfontz,cfa10036", "fsl,imx28"; 17 compatible = "i2c-mux-gpio"; 18 #address-cells = <1>; 19 #size-cells = <0>; 20 pinctrl-names = "default"; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/freescale/ |
H A D | fsl-ls1043a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree Include file for NXP Layerscape-1043A family SoC. 5 * Copyright 2014-2015 Freescale Semiconductor, Inc. 11 #include <dt-bindings/clock/fsl,qoriq-clockgen.h> 12 #include <dt-bindings/thermal/thermal.h> 13 #include <dt-bindings/interrupt-controller/arm-gic.h> 14 #include <dt-bindings/gpio/gpio.h> 17 compatible = "fsl,ls1043a"; 18 interrupt-parent = <&gic>; 19 #address-cells = <2>; [all …]
|