Home
last modified time | relevance | path

Searched +full:es +full:- +full:enable (Results 1 – 25 of 248) sorted by relevance

12345678910

/openbmc/linux/sound/pci/
H A Des1968.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 * Rewritted from card-es1938.c source.
27 * encoding. The codecs are almost always AC-97 compliant codecs,
88 #include <linux/dma-mapping.h>
102 #include <media/drv-intf/tea575x.h>
115 static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 1-MAX */
117 static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */ variable
118 static int total_bufsize[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = 1024 };
119 static int pcm_substreams_p[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = 4 };
120 static int pcm_substreams_c[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = 1 };
[all …]
/openbmc/linux/Documentation/devicetree/bindings/regulator/
H A Drichtek,rtmv20-regulator.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/regulator/richtek,rtmv20-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - ChiYuan Huang <cy_huang@richtek.com>
15 (Enable/Fail), Enable pin to turn chip on, and Fail pin as fault indication.
27 wakeup-source: true
32 enable-gpios:
33 description: A connection of the 'enable' gpio line.
36 richtek,ld-pulse-delay-us:
[all …]
/openbmc/linux/drivers/dma/
H A Dmpc512x_dma.c1 // SPDX-License-Identifier: GPL-2.0-or-later
11 * written by Hongjun Chen <hong-jun.chen@freescale.com>.
22 * - chunked transfers (described by s/g lists with more than one item) are
24 * - transfers on MPC8308 always start from software as this SoC does not have
26 * - memory <-> I/O memory transfer chunks of sizes of 1, 2, 4, 16 (for
35 #include <linux/dma-mapping.h>
98 u32 dmaerqh; /* DMA enable request high(channels 63~32) */
99 u32 dmaerql; /* DMA enable request low(channels 31~0) */
100 u32 dmaeeih; /* DMA enable error interrupt high(ch63~32) */
101 u32 dmaeeil; /* DMA enable error interrupt low(ch31~0) */
[all …]
/openbmc/linux/drivers/clk/bcm/
H A Dclk-cygnus.c1 // SPDX-License-Identifier: GPL-2.0-only
6 #include <linux/clk-provider.h>
13 #include <dt-bindings/clock/bcm-cygnus.h>
14 #include "clk-iproc.h"
23 #define ASIU_DIV_VAL(o, es, hs, hw, ls, lw) \ argument
24 { .offset = o, .en_shift = es, .high_shift = hs, \
36 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \ argument
39 #define ASIU_GATE_VAL(o, es) { .offset = o, .en_shift = es } argument
45 CLK_OF_DECLARE(cygnus_armpll, "brcm,cygnus-armpll", cygnus_armpll_init);
65 .enable = ENABLE_VAL(0x4, 6, 0, 12),
[all …]
H A Dclk-nsp.c1 // SPDX-License-Identifier: GPL-2.0-only
6 #include <linux/clk-provider.h>
11 #include <dt-bindings/clock/bcm-nsp.h>
12 #include "clk-iproc.h"
26 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \ argument
33 CLK_OF_DECLARE(nsp_armpll, "brcm,nsp-armpll", nsp_armpll_init);
50 .enable = ENABLE_VAL(0x4, 12, 6, 18),
56 .enable = ENABLE_VAL(0x4, 13, 7, 19),
62 .enable = ENABLE_VAL(0x4, 14, 8, 20),
68 .enable = ENABLE_VAL(0x4, 15, 9, 21),
[all …]
/openbmc/linux/drivers/staging/vc04_services/bcm2835-camera/
H A Dbcm2835-camera.c1 // SPDX-License-Identifier: GPL-2.0
18 #include <media/videobuf2-vmalloc.h>
19 #include <media/videobuf2-dma-contig.h>
20 #include <media/v4l2-device.h>
21 #include <media/v4l2-ioctl.h>
22 #include <media/v4l2-ctrls.h>
23 #include <media/v4l2-fh.h>
24 #include <media/v4l2-event.h>
25 #include <media/v4l2-common.h>
29 #include "../vchiq-mmal/mmal-common.h"
[all …]
/openbmc/linux/arch/powerpc/platforms/85xx/
H A Dxes_mpc85xx.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * X-ES board-specific functionality
9 * Author: Nate Case <ncase@xes-inc.com>
24 #include <asm/pci-bridge.h>
36 #define MPC85xx_L2CTL_L2E 0x80000000 /* L2 enable */
81 * Legacy xMon firmware on some X-ES boards does not enable L2 in xes_mpc85xx_fixups()
84 for_each_node_by_name(np, "l2-cache-controller") { in xes_mpc85xx_fixups()
90 "fsl,mpc8548-l2-cache-controller") && in xes_mpc85xx_fixups()
92 "fsl,mpc8540-l2-cache-controller") && in xes_mpc85xx_fixups()
94 "fsl,mpc8560-l2-cache-controller")) in xes_mpc85xx_fixups()
[all …]
/openbmc/linux/drivers/parisc/
H A Deisa_enumerator.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * eisa_enumerator.c - provide support for EISA adapters in PA-RISC machines
36 * little-endian on the big-endian PAROSC */
92 res->name = name; in configure_memory()
93 res->start = mem_parent->start + get_24(buf+len+2); in configure_memory()
94 res->end = res->start + get_16(buf+len+5)*1024; in configure_memory()
95 res->flags = IORESOURCE_MEM; in configure_memory()
182 res->name = board; in configure_port()
183 res->start = get_16(buf+len+1); in configure_port()
184 res->end = get_16(buf+len+1)+(c&HPEE_PORT_SIZE_MASK)+1; in configure_port()
[all …]
/openbmc/linux/drivers/net/ethernet/intel/ice/
H A Dice_flex_pipe.c1 // SPDX-License-Identifier: GPL-2.0
77 * ice_sect_id - returns section ID
90 * ice_hw_ptype_ena - check if the PTYPE is enabled or not
97 test_bit(ptype, hw->hw_ptype); in ice_hw_ptype_ena()
112 * ice_gen_key_word - generate 16-bits of a key/mask word
120 * This function generates 16-bits from a 8-bit value, an 8-bit don't care mask
121 * and an 8-bit never match mask. The 16-bits of output are divided into 8 bits
133 * ------------------------------
145 return -EIO; in ice_gen_key_word()
150 /* encode the 8 bits into 8-bit key and 8-bit key invert */ in ice_gen_key_word()
[all …]
/openbmc/u-boot/board/ti/panda/
H A Dpanda.c1 // SPDX-License-Identifier: GPL-2.0+
8 #include <asm/mach-types.h>
21 #include <asm/ehci-omap.h>
48 gd->bd->bi_arch_number = MACH_TYPE_OMAP4_PANDA; in board_init()
49 gd->bd->bi_boot_params = (0x80000000 + 0x100); /* boot param addr */ in board_init()
61 * Description: Detect if we are running on a panda revision A1-A6,
62 * or an ES panda board. This can be done by reading
66 * GPIO171, GPIO101, GPIO182: 0 1 1 => A1-A5
68 * Panda ES:
81 writew((IEN | M3), (*ctrl)->control_padconf_core_base + UNIPRO_TX0); in get_board_revision()
[all …]
/openbmc/linux/arch/x86/realmode/rm/
H A Dtrampoline_64.S1 /* SPDX-License-Identifier: GPL-2.0 */
15 * with 16-bit addressing and 16-bit data. CS has some value
24 * --full-contents --reloc to make sure there are no relocation
33 #include <asm/processor-flags.h>
67 mov %ax, %es
89 # Enable protected mode
102 /* SEV-ES supports non-zero IP for entry points - no alignment needed */
110 mov %ax, %es
128 movl %edx, %es
148 * Memory encryption is enabled but the SME enable bit for this
[all …]
/openbmc/linux/arch/x86/kernel/
H A Dhead_32.S1 /* SPDX-License-Identifier: GPL-2.0 */
19 #include <asm/asm-offsets.h>
21 #include <asm/processor-flags.h>
22 #include <asm/msr-index.h>
26 #include <asm/nospec-branch.h>
32 #define pa(X) ((X) - __PAGE_OFFSET)
51 * Worst-case size of the kernel mapping we need to make:
61 * 32-bit kernel entrypoint; only used by the boot CPU. On entry,
62 * %esi points to the real-mode code as a 32-bit pointer.
77 movl %eax,%es
[all …]
/openbmc/linux/drivers/staging/vc04_services/vchiq-mmal/
H A Dmmal-msg.h1 /* SPDX-License-Identifier: GPL-2.0 */
37 #include "mmal-msg-common.h"
38 #include "mmal-msg-format.h"
39 #include "mmal-msg-port.h"
40 #include "mmal-vchiq.h"
75 MMAL_MSG_PORT_ACTION_TYPE_ENABLE, /* Enable a port */
112 u32 status; /* enum mmal_msg_status - how does this differ to
130 /* request and reply to VC to enable a component */
136 u32 status; /* The component enable status */
165 union mmal_es_specific_format es; /* es type specific data */ member
[all …]
H A Dmmal-vchiq.c1 // SPDX-License-Identifier: GPL-2.0
26 #include <media/videobuf2-vmalloc.h>
29 #include "mmal-common.h"
30 #include "mmal-vchiq.h"
31 #include "mmal-msg.h"
81 "ENABLE",
94 msg_type_names[(MSG)->h.type], \
95 (MSG)->h.type, (MSG_LEN)); \
102 (MSG_LEN) - sizeof(struct mmal_msg_header), 1); \
108 msg_type_names[(MSG)->h.type], \
[all …]
/openbmc/phosphor-power/phosphor-power-supply/
H A DREADME.md4 <https://github.com/openbmc/docs/blob/master/designs/psu-monitoring.md>
8 To enable reading VPD data via PMBus commands to IBM common form factor power
9 supplies (ibm-cffps), run meson with `-Dibm-vpd=true`.
11 ## D-Bus System Configuration
25 The I2C bus(es) that the power supply is on will be represented by the `I2CBus`
31 The I2C address(es) that the power supply is at will be represented by the
/openbmc/linux/fs/ext4/
H A Dsuper.c1 // SPDX-License-Identifier: GPL-2.0
7 * Laboratoire MASI - Institut Blaise Pascal
16 * Big-endian to little-endian byte-swapping/bitmaps by
28 #include <linux/backing-dev.h>
73 struct ext4_super_block *es);
75 struct ext4_super_block *es);
103 * mmap_lock -> sb_start_pagefault -> invalidate_lock (r) -> transaction start
104 * -> page lock -> i_data_sem (rw)
107 * sb_start_write -> i_mutex -> mmap_lock
108 * sb_start_write -> i_mutex -> transaction start -> page lock ->
[all …]
/openbmc/qemu/tests/tcg/x86_64/system/
H A Dboot.S7 * See the COPYING file in the top-level directory.
13 * SPDX-License-Identifier: GPL-2.0-or-later
21 .long 2f - 1f /* namesz */ ; \
22 .long 4484f - 3f /* descsz */ ; \
57 * - `ebx`: contains the physical memory address where the loader has placed
59 * - `cr0`: bit 0 (PE) must be set. All the other writable bits are cleared.
60 * - `cr4`: all bits are cleared.
61 * - `cs `: must be a 32-bit read/execute code segment with a base of ‘0’
63 * - `ds`, `es`: must be a 32-bit read/write data segment with a base of
66 * - `tr`: must be a 32-bit TSS (active) with a base of '0' and a limit
[all …]
/openbmc/webui-vue/src/views/SecurityAndAccess/UserManagement/
H A DUserManagement.vue2 <b-container fluid="xl">
3 <page-title />
4 <b-row>
5 <b-col xl="9" class="text-right">
6 <b-button variant="link" @click="initModalSettings">
7 <icon-settings />
9 </b-button>
10 <b-button
12 data-test-id="userManagement-button-addUser"
15 <icon-add />
[all …]
/openbmc/linux/drivers/video/fbdev/omap/
H A Dlcd_dma.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/arch/arm/mach-omap1/lcd_dma.c
5 * Extracted from arch/arm/plat-omap/dma.c
6 * Copyright (C) 2003 - 2008 Nokia Corporation
11 * OMAP2/3 support Copyright (C) 2004-2007 Texas Instruments, Inc.
13 * Some functions based on earlier dma-omap.c Copyright (C) 2001 RidgeRun, Inc.
16 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
26 #include <linux/omap-dma.h>
28 #include <linux/soc/ti/omap1-soc.h>
29 #include <linux/soc/ti/omap1-io.h>
[all …]
/openbmc/linux/arch/x86/platform/pvh/
H A Dhead.S1 /* SPDX-License-Identifier: GPL-2.0 */
9 #define _pa(x) ((x) - __START_KERNEL_map)
17 #include <asm/processor-flags.h>
19 #include <asm/nospec-branch.h>
29 * - `ebx`: contains the physical memory address where the loader has placed
31 * - `cr0`: bit 0 (PE) must be set. All the other writeable bits are cleared.
32 * - `cr4`: all bits are cleared.
33 * - `cs `: must be a 32-bit read/execute code segment with a base of `0`
35 * - `ds`, `es`: must be a 32-bit read/write data segment with a base of
38 * - `tr`: must be a 32-bit TSS (active) with a base of '0' and a limit
[all …]
/openbmc/u-boot/drivers/bios_emulator/include/x86emu/
H A Dregs.h5 * Copyright (C) 1991-2004 SciTech Software, Inc.
6 * Copyright (C) David Mosberger-Tang
42 /*---------------------- Macros and type definitions ----------------------*/
110 * CS, DS, ES, SS.
116 #undef ES
121 u16 CS, DS, SS, ES, FS, GS; member
174 #define R_ES seg.ES
185 #define FB_IF 0x0200 /* INTERRUPT ENABLE flag */
206 #define F_IF 0x0200 /* INTERRUPT ENABLE flag */
272 * SEGMENT overrides 5 bits normal,DS,SS,CS,ES
[all …]
/openbmc/webui-vue/src/views/Settings/Network/
H A DTableIpv4.vue2 <page-section :section-title="$t('pageNetwork.ipv4')">
3 <b-row class="mb-4">
4 <b-col lg="2" md="6">
8 <b-form-checkbox
10 v-model="dhcpEnabledState"
11 data-test-id="networkSettings-switch-dhcpEnabled"
15 <span v-if="dhcpEnabledState">
18 <span v-else>{{ $t('global.status.disabled') }}</span>
19 </b-form-checkbox>
22 </b-col>
[all …]
/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Domap4-panda-es.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
5 /dts-v1/;
8 #include "omap4-panda-common.dtsi"
11 model = "TI OMAP4 PandaBoard-ES";
12 compatible = "ti,omap4-panda-es", "ti,omap4-panda", "ti,omap4460", "ti,omap4430", "ti,omap4";
20 ti,audio-routing =
33 pinctrl-single,pins = <
41 led_gpio_pins: gpio-led-pmx-pins {
42 pinctrl-single,pins = <
[all …]
/openbmc/qemu/tests/uefi-test-tools/UefiTestToolsPkg/Include/Guid/
H A DBiosTablesTest.h2 Expose the address(es) of the ACPI RSD PTR table(s) and the SMBIOS entry
3 point(s) in a MB-aligned structure to the hypervisor.
5 The hypervisor locates the MB-aligned structure based on the signature GUID
7 address(es) are retrieved, the hypervisor may perform various ACPI and SMBIOS
11 tests in hypervisors. Do not enable in production builds.
18 <http://opensource.org/licenses/bsd-license.php>.
46 // The signature GUID is written to the MB-aligned structure from
50 // bit-flipping occurs in order not to store the actual GUID in any UEFI
57 // Rsdp10 is the guest-physical address of the ACPI 1.0 specification RSD PTR
58 // table, in 8-byte little endian representation. Rsdp20 is the same, for the
[all …]
/openbmc/linux/drivers/regulator/
H A Drtmv20-regulator.c1 // SPDX-License-Identifier: GPL-2.0+
75 gpiod_set_value(priv->enable_gpio, 1); in rtmv20_lsw_enable()
80 /* HW re-enable, disable cache only and sync regcache here */ in rtmv20_lsw_enable()
81 regcache_cache_only(priv->regmap, false); in rtmv20_lsw_enable()
82 ret = regcache_sync(priv->regmap); in rtmv20_lsw_enable()
99 regcache_cache_only(priv->regmap, true); in rtmv20_lsw_disable()
100 regcache_mark_dirty(priv->regmap); in rtmv20_lsw_disable()
102 gpiod_set_value(priv->enable_gpio, 0); in rtmv20_lsw_disable()
113 return -EINVAL; in rtmv20_lsw_set_current_limit()
118 sel = (max_uA - RTMV20_LSW_MINUA) / RTMV20_LSW_STEPUA; in rtmv20_lsw_set_current_limit()
[all …]

12345678910