Searched full:gcc_ufs_phy_bcr (Results 1 – 25 of 45) sorted by relevance
12
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | qcom,gcc-sc7180.h | 146 #define GCC_UFS_PHY_BCR 2 macro
|
| H A D | qcom,gcc-sm6350.h | 163 #define GCC_UFS_PHY_BCR 4 macro
|
| H A D | qcom,sm7150-gcc.h | 165 #define GCC_UFS_PHY_BCR 3 macro
|
| H A D | qcom,gcc-sm6115.h | 180 #define GCC_UFS_PHY_BCR 3 macro
|
| H A D | qcom,gcc-sc7280.h | 218 #define GCC_UFS_PHY_BCR 9 macro
|
| H A D | qcom,sm6375-gcc.h | 214 #define GCC_UFS_PHY_BCR 13 macro
|
| H A D | qcom,gcc-sm6125.h | 233 #define GCC_UFS_PHY_BCR 2 macro
|
| H A D | qcom,sm8550-gcc.h | 208 #define GCC_UFS_PHY_BCR 24 macro
|
| H A D | qcom,gcc-sm8450.h | 224 #define GCC_UFS_PHY_BCR 25 macro
|
| H A D | qcom,gcc-sm8150.h | 238 #define GCC_UFS_PHY_BCR 25 macro
|
| H A D | qcom,gcc-sdm845.h | 219 #define GCC_UFS_PHY_BCR 14 macro
|
| H A D | qcom,gcc-sm8350.h | 239 #define GCC_UFS_PHY_BCR 25 macro
|
| H A D | qcom,gcc-sm8250.h | 245 #define GCC_UFS_PHY_BCR 33 macro
|
| H A D | qcom,gcc-sc8180x.h | 289 #define GCC_UFS_PHY_BCR 36 macro
|
| H A D | qcom,sa8775p-gcc.h | 287 #define GCC_UFS_PHY_BCR 25 macro
|
| H A D | qcom,gcc-sc8280xp.h | 451 #define GCC_UFS_PHY_BCR 49 macro
|
| /openbmc/linux/Documentation/devicetree/bindings/ufs/ |
| H A D | qcom,ufs.yaml | 281 resets = <&gcc GCC_UFS_PHY_BCR>;
|
| /openbmc/linux/arch/arm64/boot/dts/qcom/ |
| H A D | sm6125.dtsi | 777 resets = <&gcc GCC_UFS_PHY_BCR>;
|
| H A D | sa8775p.dtsi | 1498 resets = <&gcc GCC_UFS_PHY_BCR>;
|
| H A D | sm6115.dtsi | 1001 resets = <&gcc GCC_UFS_PHY_BCR>;
|
| H A D | sm6350.dtsi | 1149 resets = <&gcc GCC_UFS_PHY_BCR>;
|
| /openbmc/linux/drivers/clk/qcom/ |
| H A D | gcc-sc7180.c | 2377 [GCC_UFS_PHY_BCR] = { 0x77000 },
|
| H A D | gcc-sm6350.c | 2505 [GCC_UFS_PHY_BCR] = { 0x3a000 },
|
| H A D | gcc-sm7150.c | 2914 [GCC_UFS_PHY_BCR] = { 0x77000 },
|
| H A D | gcc-sm8450.c | 3196 [GCC_UFS_PHY_BCR] = { 0x87000 },
|
12