| /openbmc/linux/Documentation/devicetree/bindings/clock/ |
| H A D | snps,pll-clock.txt | 1 Binding for the AXS10X Generic PLL clock
8 - compatible: should be "snps,axs10x-<name>-pll-clock"
9 "snps,axs10x-arc-pll-clock"
10 "snps,axs10x-pgu-pll-clock"
24 compatible = "snps,axs10x-arc-pll-clock";
|
| H A D | axs10x-i2s-pll-clock.txt | 1 Binding for the AXS10X I2S PLL clock
8 - compatible: shall be "snps,axs10x-i2s-pll-clock"
21 compatible = "snps,axs10x-i2s-pll-clock";
|
| /openbmc/linux/arch/arc/plat-axs10x/ |
| H A D | Kconfig | 7 bool "Synopsys ARC AXS10x Software Development Platforms"
17 Support for the ARC AXS10x Software Development Platforms.
19 The AXS10x Platforms consist of a mainboard with peripherals,
32 The AXS101 Platform consists of an AXS10x mainboard with
42 The AXS103 Platform consists of an AXS10x mainboard with
|
| H A D | Makefile | 6 obj-$(CONFIG_ARC_PLAT_AXS10X) += axs10x.o
|
| /openbmc/linux/Documentation/devicetree/bindings/reset/ |
| H A D | snps,axs10x-reset.yaml | 4 $id: http://devicetree.org/schemas/reset/snps,axs10x-reset.yaml#
7 title: AXS10x reset controller
13 This binding describes the ARC AXS10x boards custom IP-block which allows
22 const: snps,axs10x-reset
40 compatible = "snps,axs10x-reset";
|
| /openbmc/u-boot/board/synopsys/axs10x/ |
| H A D | MAINTAINERS | 1 AXS10X BOARD
4 F: board/synopsys/axs10x/
5 F: include/configs/axs10x.h
|
| H A D | Kconfig | 4 default "axs10x"
10 default "axs10x"
|
| H A D | Makefile | 5 obj-y += axs10x.o
|
| H A D | axs10x.c | 10 #include "axs10x.h"
|
| /openbmc/linux/drivers/reset/ |
| H A D | reset-axs10x.c | 4 * Synopsys AXS10x reset driver.
67 { .compatible = "snps,axs10x-reset" },
74 .name = "axs10x-reset",
81 MODULE_DESCRIPTION("Synopsys AXS10x reset driver");
|
| H A D | Kconfig | 33 bool "AXS10x Reset Driver" if COMPILE_TEST
36 This enables the reset controller driver for AXS10x.
|
| H A D | Makefile | 9 obj-$(CONFIG_RESET_AXS10X) += reset-axs10x.o
|
| /openbmc/linux/arch/arc/boot/dts/ |
| H A D | axs10x_mb.dtsi | 3 * Support for peripherals on the AXS10x mainboard
21 compatible = "snps,axs10x-reset";
27 compatible = "snps,axs10x-i2s-pll-clock";
67 compatible = "snps,axs10x-pgu-pll-clock";
320 simple-audio-card,name = "AXS10x HDMI Audio";
|
| H A D | axc003.dtsi | 31 compatible = "snps,axs10x-arc-pll-clock";
122 * interrupts - setup accordinly in platform init (plat-axs10x/ax10x.c)
|
| H A D | axs103.dts | 7 * Device Tree for AXS103 SDP with AXS10X Main Board and
|
| H A D | axs103_idu.dts | 7 * Device Tree for AXS103 SDP with AXS10X Main Board and
|
| H A D | vdk_axs10x_mb.dtsi | 3 * Support for peripherals on the AXS10x mainboard (VDK version)
|
| H A D | axc003_idu.dtsi | 31 compatible = "snps,axs10x-arc-pll-clock";
|
| /openbmc/linux/drivers/clk/axs10x/ |
| H A D | i2s_pll_clock.c | 3 * Synopsys AXS10X SDP I2S PLL clock driver
207 { .compatible = "snps,axs10x-i2s-pll-clock", },
214 .name = "axs10x-i2s-pll-clock",
223 MODULE_DESCRIPTION("Synopsys AXS10X SDP I2S PLL Clock Driver");
|
| H A D | pll_clock.c | 3 * Synopsys AXS10X SDP Generic PLL clock driver
313 CLK_OF_DECLARE(axs10x_pll_clock, "snps,axs10x-arc-pll-clock",
317 { .compatible = "snps,axs10x-pgu-pll-clock", .data = &pgu_pll_cfg},
324 .name = "axs10x-pll-clock",
332 MODULE_DESCRIPTION("Synopsys AXS10X SDP Generic PLL Clock Driver");
|
| /openbmc/linux/Documentation/devicetree/bindings/gpio/ |
| H A D | snps,creg-gpio.txt | 4 - compatible : "snps,creg-gpio-hsdk" or "snps,creg-gpio-axs10x".
|
| /openbmc/linux/arch/arc/kernel/ |
| H A D | devtree.c | 32 arc_base_baud = 33333333; /* Fixed 33MHz clk (AXS10x & HSDK) */ in arc_set_early_base_baud()
|
| /openbmc/u-boot/arch/arc/ |
| H A D | Kconfig | 174 source "board/synopsys/axs10x/Kconfig"
|
| /openbmc/linux/arch/arc/ |
| H A D | Makefile | 90 core-$(CONFIG_ARC_PLAT_AXS10X) += arch/arc/plat-axs10x/
|
| /openbmc/linux/drivers/gpio/ |
| H A D | gpio-creg-snps.c | 127 .compatible = "snps,creg-gpio-axs10x",
|