Home
last modified time | relevance | path

Searched +full:25 +full:mv (Results 1 – 25 of 175) sorted by relevance

1234567

/openbmc/u-boot/board/freescale/common/
H A Dmc34vr500.c53 /* The base of SW volt is 625mV and increase by step 25mV */ in mc34vr500_get_sw_volt()
54 sw_volt = 625 + (swxvolt - spb) * 25; in mc34vr500_get_sw_volt()
68 /* The least SW volt is 625mV, and only 4 SW outputs */ in mc34vr500_set_sw_volt()
83 /* The base of SW volt is 625mV and increase by step 25mV */ in mc34vr500_set_sw_volt()
84 swxvolt = (sw_volt - 625) / 25 + spb; in mc34vr500_set_sw_volt()
H A Dpfuze.c74 /* Set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */ in pfuze_common_init()
86 /* Set SW1C/VDDSOC step ramp up time from 16us to 4us/25mV */ in pfuze_common_init()
153 /* Set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */ in pfuze_common_init()
165 /* Set SW1C/VDDSOC step ramp up time from 16us to 4us/25mV */ in pfuze_common_init()
/openbmc/linux/drivers/hwmon/
H A Dltc2945.c82 /* Return the value from the given register in uW, mV, or mA */
121 /* 25 mV * 25 uV = 0.625 uV resolution. */ in ltc2945_reg_to_val()
124 /* 0.5 mV * 25 uV = 0.0125 uV resolution. */ in ltc2945_reg_to_val()
125 val = (val * 25LL) >> 1; in ltc2945_reg_to_val()
141 /* 25 mV resolution. Convert to mV. */ in ltc2945_reg_to_val()
142 val *= 25; in ltc2945_reg_to_val()
149 /* 0.5mV resolution. Convert to mV. */ in ltc2945_reg_to_val()
157 /* 25 uV resolution. Convert to mA. */ in ltc2945_reg_to_val()
158 val *= 25 * 1000; in ltc2945_reg_to_val()
196 /* 25 mV * 25 uV = 0.625 uV resolution. */ in ltc2945_val_to_reg()
[all …]
H A Dhwmon-vid.c40 * This corresponds to an arbitrary VRM code of 25 in the functions below.
66 * Returned value is in mV to avoid floating point in the kernel.
67 * Some VID have some bits in uV scale, this is rounded to mV.
76 /* compute in uV, round to mV */ in vid_from_reg()
89 /* compute in uV, round to mV */ in vid_from_reg()
100 case 25: /* AMD NPT 0Fh */ in vid_from_reg()
102 return (val < 32) ? 1550 - 25 * val in vid_from_reg()
103 : 775 - (25 * (val - 31)) / 2; in vid_from_reg()
115 1850 - val * 25; in vid_from_reg()
119 return (val & 0x10 ? 25 : 0) + in vid_from_reg()
[all …]
H A Dltc4151.c87 /* Return the voltage from the given register in mV */
96 /* 500uV resolution. Convert to mV. */ in ltc4151_get_value()
107 /* 25 mV per increment */ in ltc4151_get_value()
108 val = val * 25; in ltc4151_get_value()
/openbmc/u-boot/drivers/power/
H A DKconfig81 Set the voltage (mV) to program the axp pmic dcdc1 at, set to 0 to
98 Set the voltage (mV) to program the axp pmic dcdc2 at, set to 0 to
116 Set the voltage (mV) to program the axp pmic dcdc3 at, set to 0 to
134 Set the voltage (mV) to program the axp pmic dcdc4 at, set to 0 to
147 Set the voltage (mV) to program the axp pmic dcdc5 at, set to 0 to
159 Set the voltage (mV) to program the axp pmic aldo1 at, set to 0 to
175 Set the voltage (mV) to program the axp pmic aldo2 at, set to 0 to
191 Set the voltage (mV) to program the axp pmic aldo3 at, set to 0 to
218 bool "1.6 mV per uS"
220 Increases the voltage by 1.6 mV per uS until the final voltage has
[all …]
/openbmc/linux/include/linux/usb/
H A Dpd.h227 #define PDO_FIXED_DATA_SWAP BIT(25) /* Data role swap supported */
231 #define PDO_FIXED_VOLT_SHIFT 10 /* 50mV units */
234 #define PDO_FIXED_VOLT(mv) ((((mv) / 50) & PDO_VOLT_MASK) << PDO_FIXED_VOLT_SHIFT) argument
237 #define PDO_FIXED(mv, ma, flags) \ argument
239 PDO_FIXED_VOLT(mv) | PDO_FIXED_CURR(ma))
241 #define VSAFE5V 5000 /* mv units */
243 #define PDO_BATT_MAX_VOLT_SHIFT 20 /* 50mV units */
244 #define PDO_BATT_MIN_VOLT_SHIFT 10 /* 50mV units */
247 #define PDO_BATT_MIN_VOLT(mv) ((((mv) / 50) & PDO_VOLT_MASK) << PDO_BATT_MIN_VOLT_SHIFT) argument
248 #define PDO_BATT_MAX_VOLT(mv) ((((mv) / 50) & PDO_VOLT_MASK) << PDO_BATT_MAX_VOLT_SHIFT) argument
[all …]
/openbmc/u-boot/include/
H A Dtps6586x.h28 * @param sm0_target Target voltage for SM0 in 25mW units, 0=725mV, 31=1.5V
29 * @param sm1_target Target voltage for SM1 in 25mW units, 0=725mV, 31=1.5V
30 * @param step Amount to change voltage in each step, in 25mW units
31 * @param rate Slew ratein mV/us: 0=instantly, 1=0.11, 2=0.22,
/openbmc/u-boot/include/power/
H A Dsandbox_pmic.h67 /* BUCK1 Voltage: min: 0.8V, step: 25mV, max 2.4V */
72 /* BUCK1 Amperage: min: 150mA, step: 25mA, max: 250mA */
77 /* BUCK2 Voltage: min: 0.75V, step: 50mV, max 3.95V */
82 /* LDO1 Voltage: min: 0.8V, step: 25mV, max 2.4V */
92 /* LDO2 Voltage: min: 0.75V, step: 50mV, max 3.95V */
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Dti,tps65086.yaml60 ti,regulator-step-size-25mv:
63 Set this if the regulator is factory set with a 25mv step voltage
119 ti,regulator-step-size-25mv;
/openbmc/linux/drivers/media/v4l2-core/
H A Dv4l2-vp9.c43 { 58, 50, 25, 139, 115, 232, 39, 52, 118 }, /*left = d135*/
68 { 55, 25, 21, 118, 95, 215, 38, 39, 66 }, /*left = d207*/
69 { 51, 38, 25, 113, 58, 164, 70, 93, 97 }, /*left = d63 */
92 { 37, 49, 25, 129, 168, 164, 41, 54, 148 }, /*left = tm */
96 { 47, 25, 17, 175, 222, 220, 24, 30, 86 }, /*left = h */
100 { 51, 25, 15, 136, 129, 202, 38, 35, 139 }, /*left = d153*/
108 { 56, 25, 33, 105, 112, 187, 95, 177, 129 }, /*left = d45 */
161 { 115, 9, 28, 141, 161, 167, 21, 25, 193 }, /* y = d153 */
238 { 25, 99, 155 },
280 { 12, 25, 76 },
[all …]
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu11_driver_if_arcturus.h84 #define FEATURE_TEMP_DEPENDENT_VMIN_BIT 25
442 XGMI_LINK_RATE_25 = 25, // 25Gbps
497 uint16_t UlvVoltageOffsetGfx; // In mV(Q2)
504 uint16_t MinVoltageGfx; // In mV(Q2) Minimum Voltage ("Vmin") of VDD_GFX
505 uint16_t MinVoltageSoc; // In mV(Q2) Minimum Voltage ("Vmin") of VDD_SOC
506 uint16_t MaxVoltageGfx; // In mV(Q2) Maximum Voltage allowable of VDD_GFX
507 uint16_t MaxVoltageSoc; // In mV(Q2) Maximum Voltage allowable of VDD_SOC
526 uint16_t Mp0DpmVoltage [NUM_MP0CLK_DPM_LEVELS]; // mV(Q2)
583 uint16_t DcTol[AVFS_VOLTAGE_COUNT]; // mV Q2
588 uint16_t DcBtcMin[AVFS_VOLTAGE_COUNT]; // mV Q2
[all …]
H A Dsmu13_driver_if_aldebaran.h63 #define FEATURE_DF_CSTATE 25
292 uint16_t MaxVoltageGfx; // In mV(Q2) Maximum Voltage allowable of VDD_GFX
293 uint16_t MaxVoltageSoc; // In mV(Q2) Maximum Voltage allowable of VDD_SOC
342 int16_t GFX_Guardband_Voltage_Cold[8]; // mV [signed]
343 int16_t GFX_Guardband_Voltage_Mid[8]; // mV [signed]
344 int16_t GFX_Guardband_Voltage_Hot[8]; // mV [signed]
347 int16_t SOC_Guardband_Voltage_Cold[8]; // mV [signed]
348 int16_t SOC_Guardband_Voltage_Mid[8]; // mV [signed]
349 int16_t SOC_Guardband_Voltage_Hot[8]; // mV [signed]
353 int16_t DcBtcMin; // mV [signed]
[all …]
H A Dsmu11_driver_if_sienna_cichlid.h104 #define FEATURE_TDC_BIT 25
537 XGMI_LINK_RATE_25 = 25, // 25Gbps
633 uint16_t SmnclkDpmVoltage [NUM_SMNCLK_DPM_LEVELS]; // mV(Q2)
636 uint16_t PerPartDroopVsetGfxDfll[NUM_PIECE_WISE_LINEAR_DROOP_MODEL_VF_POINTS]; //In mV(Q2)
646 uint16_t UlvVoltageOffsetSoc; // In mV(Q2)
647 uint16_t UlvVoltageOffsetGfx; // In mV(Q2)
649 uint16_t MinVoltageUlvGfx; // In mV(Q2) Minimum Voltage ("Vmin") of VDD_GFX in ULV mode
650 uint16_t MinVoltageUlvSoc; // In mV(Q2) Minimum Voltage ("Vmin") of VDD_SOC in ULV mode
652 uint16_t SocLIVmin; // In mV(Q2) Long Idle Vmin (deep ULV), for VDD_SOC
659 uint16_t MinVoltageGfx; // In mV(Q2) Minimum Voltage ("Vmin") of VDD_GFX
[all …]
/openbmc/u-boot/board/freescale/mx6sllevk/
H A Dmx6sllevk.c80 /* set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */ in power_init_board()
86 /* set SW1C/VDDSOC step ramp up time to from 16us to 4us/25mV */ in power_init_board()
/openbmc/linux/arch/riscv/include/asm/
H A Derrata_list.h109 * | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |
115 * | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |
121 * | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |
127 * | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |
138 "mv a0, %1\n\t" \
146 "mv a0, %1\n\t" \
/openbmc/linux/drivers/regulator/
H A Dpca9450-regulator.c62 * 00: 25mV/1usec
63 * 01: 25mV/2usec
64 * 10: 25mV/4usec
65 * 11: 25mV/8usec
103 * 0.60 to 2.1875V (12.5mV step)
111 * 0.6V to 3.4V (25mV step)
129 * 0.8 to 1.15V (50mV step)
137 * 0.8 to 3.3V (100mV step)
146 * 1.8 to 3.3V (100mV step)
H A Drk808-regulator.c72 /* max steps for increase voltage of Buck1/2, equal 100mv*/
436 * avoid this problem, a step is 100mv here. in rk808_buck1_2_i2c_set_voltage_sel()
1022 REGULATOR_LINEAR_RANGE(500000, 0, 160, 6250), /* 500mV ~ 1500mV */
1023 REGULATOR_LINEAR_RANGE(1500000, 161, 237, 25000), /* 1500mV ~ 3400mV */
1028 REGULATOR_LINEAR_RANGE(500000, 0, 232, 12500), /* 500mV ~ 3400mV */
1029 REGULATOR_LINEAR_RANGE(3400000, 233, 255, 0), /* 500mV ~ 3400mV */
1345 RK817_DESC(RK817_ID_LDO1, "LDO_REG1", "vcc5", 600, 3400, 25,
1349 RK817_DESC(RK817_ID_LDO2, "LDO_REG2", "vcc5", 600, 3400, 25,
1353 RK817_DESC(RK817_ID_LDO3, "LDO_REG3", "vcc5", 600, 3400, 25,
1357 RK817_DESC(RK817_ID_LDO4, "LDO_REG4", "vcc6", 600, 3400, 25,
[all …]
/openbmc/openbmc/meta-openembedded/meta-gnome/recipes-support/ibus/ibus/
H A D0001-makefile-don-t-gzip-the-man-pages.patch22 5 files changed, 5 insertions(+), 25 deletions(-)
47 mv $@.tmp $@
49 - $(AM_V_GEN) gzip -c $< > $@.tmp && mv $@.tmp $@
67 mv $@.tmp $@
69 - $(AM_V_GEN) gzip -c $< > $@.tmp && mv $@.tmp $@
96 mv $@.tmp $@
98 - $(AM_V_GEN) gzip -c $< > $@.tmp && mv $@.tmp $@
122 mv $@.tmp $@
124 - $(AM_V_GEN) gzip -c $< > $@.tmp && mv $@.tmp $@
151 mv $@.tmp $@
[all …]
/openbmc/linux/Documentation/hwmon/
H A Dvt1211.rst82 Voltages are sampled by an 8-bit ADC with a LSB of ~10mV. The supported input
98 +2.5V 2K 10K 1.2 2083 mV
99 VccP --- --- 1.0 1400 mV [1]_
100 +5V 14K 10K 2.4 2083 mV
101 +12V 47K 10K 5.7 2105 mV
102 +3.3V (int) 2K 3.4K 1.588 3300 mV [2]_
103 +3.3V (ext) 6.8K 10K 1.68 1964 mV
157 Vpin = 2200 * Rth / (Rs + Rth) (2200 is the ADC max limit of 2200 mV)
162 Rth = Ro * exp(B * (1 / T - 1 / To)) (To is 298.15K (25C) and Ro is the
163 nominal resistance at 25C)
/openbmc/u-boot/include/configs/
H A Dgplugd.h54 #define PHY_LED_MAN_REG 25
62 * mv-common.h should be defined after CMD configs since it used them
65 #include "mv-common.h"
/openbmc/linux/include/dt-bindings/usb/
H A Dpd.h25 #define PDO_FIXED_DATA_SWAP (1 << 25) /* Data role swap supported */
26 #define PDO_FIXED_VOLT_SHIFT 10 /* 50mV units */
29 #define PDO_FIXED_VOLT(mv) ((((mv) / 50) & PDO_VOLT_MASK) << PDO_FIXED_VOLT_SHIFT) argument
32 #define PDO_FIXED(mv, ma, flags) \ argument
34 PDO_FIXED_VOLT(mv) | PDO_FIXED_CURR(ma))
36 #define VSAFE5V 5000 /* mv units */
38 #define PDO_BATT_MAX_VOLT_SHIFT 20 /* 50mV units */
39 #define PDO_BATT_MIN_VOLT_SHIFT 10 /* 50mV units */
42 #define PDO_BATT_MIN_VOLT(mv) ((((mv) / 50) & PDO_VOLT_MASK) << PDO_BATT_MIN_VOLT_SHIFT) argument
43 #define PDO_BATT_MAX_VOLT(mv) ((((mv) / 50) & PDO_VOLT_MASK) << PDO_BATT_MAX_VOLT_SHIFT) argument
[all …]
/openbmc/linux/arch/arm/mach-omap2/
H A Dboard-n8x0.c74 .min_power = 25, /* x2 = 50 mA drawn from VBUS as peripheral */
166 int mV; in n8x0_mmc_set_power_menelaus() local
179 mV = 3100; in n8x0_mmc_set_power_menelaus()
182 mV = 3000; in n8x0_mmc_set_power_menelaus()
185 mV = 2800; in n8x0_mmc_set_power_menelaus()
188 mV = 1850; in n8x0_mmc_set_power_menelaus()
193 return menelaus_set_vmmc(mV); in n8x0_mmc_set_power_menelaus()
200 mV = 3300; in n8x0_mmc_set_power_menelaus()
204 mV = 3000; in n8x0_mmc_set_power_menelaus()
208 mV = 2800; in n8x0_mmc_set_power_menelaus()
[all …]
/openbmc/u-boot/arch/arm/cpu/arm926ejs/mxs/
H A Dspl_power_init.c115 * mxs_power_set_linreg() - Set linear regulators 25mV below DC-DC converter
118 * to be 25mV below the VDDIO, VDDA and VDDD output from the DC-DC switching
127 /* Set linear regulator 25mV below switching converter */ in mxs_power_set_linreg()
128 debug("SPL: Setting VDDD 25mV below DC-DC converters\n"); in mxs_power_set_linreg()
133 debug("SPL: Setting VDDA 25mV below DC-DC converters\n"); in mxs_power_set_linreg()
138 debug("SPL: Setting VDDIO 25mV below DC-DC converters\n"); in mxs_power_set_linreg()
417 early_delay(25); in mxs_enable_4p2_dcdc_input()
1067 .step_mV = 25,
1083 .step_mV = 25,
1116 * selected by the @new_target and the voltage is specified in mV. The
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-omap5/
H A Dclock.h53 #define CLKSEL_GPU_HYD_GCLK_MASK (1 << 25)
137 #define HSMMC_CLKCTRL_CLKSEL_DIV_MASK (3 << 25)
220 /* PALMAS VOLTAGE SETTINGS in mv for OPP_NOMINAL */
254 /* DRA74x/75x/72x voltage settings in mv for OPP_NOM per DM */
261 /* DRA74x/75x/72x voltage settings in mv for OPP_OD per DM */
266 /* DRA74x/75x/72x voltage settings in mv for OPP_HIGH per DM */

1234567