| /openbmc/linux/Documentation/devicetree/bindings/edac/ |
| H A D | dmc-520.yaml | 58 reg = <0x200000 0x80000>;
59 interrupts = <0x0 0x349 0x4>, <0x0 0x34B 0x4>;
|
| /openbmc/linux/drivers/net/wireless/mediatek/mt76/mt7915/ |
| H A D | eeprom.h | 15 MT_EE_CHIP_ID = 0x000,
16 MT_EE_VERSION = 0x002,
17 MT_EE_MAC_ADDR = 0x004,
18 MT_EE_MAC_ADDR2 = 0x00a,
19 MT_EE_DDIE_FT_VERSION = 0x050,
20 MT_EE_DO_PRE_CAL = 0x062,
21 MT_EE_WIFI_CONF = 0x190,
22 MT_EE_RATE_DELTA_2G = 0x252,
23 MT_EE_RATE_DELTA_5G = 0x29d,
24 MT_EE_TX0_POWER_2G = 0x2fc,
[all …]
|
| /openbmc/qemu/target/riscv/ |
| H A D | cpu_bits.h | 13 #define EXT_STATUS_MASK 0x3ULL
17 #define FSR_RD (0x7 << FSR_RD_SHIFT)
20 #define FPEXC_NX 0x01
21 #define FPEXC_UF 0x02
22 #define FPEXC_OF 0x04
23 #define FPEXC_DZ 0x08
24 #define FPEXC_NV 0x10
27 #define FSR_AEXC_SHIFT 0
38 #define CSR_SSP 0x011
41 #define CSR_USTATUS 0x000
[all …]
|
| /openbmc/linux/sound/drivers/opl4/ |
| H A D | opl4_synth.c | 41 #define MIDI_CTL_RELEASE_TIME 0x48
42 #define MIDI_CTL_ATTACK_TIME 0x49
43 #define MIDI_CTL_DECAY_TIME 0x4b
44 #define MIDI_CTL_VIBRATO_RATE 0x4c
45 #define MIDI_CTL_VIBRATO_DEPTH 0x4d
46 #define MIDI_CTL_VIBRATO_DELAY 0x4e
52 static const s16 snd_opl4_pitch_map[0x600] = {
53 0x000,0x000,0x001,0x001,0x002,0x002,0x003,0x003,
54 0x004,0x004,0x005,0x005,0x006,0x006,0x006,0x007,
55 0x007,0x008,0x008,0x009,0x009,0x00a,0x00a,0x00b,
[all …]
|
| /openbmc/linux/arch/loongarch/include/asm/ |
| H A D | loongarch.h | 23 #define REG_ZERO 0x0
24 #define REG_RA 0x1
25 #define REG_TP 0x2
26 #define REG_SP 0x3
27 #define REG_A0 0x4 /* Reused as V0 for return value */
28 #define REG_A1 0x5 /* Reused as V1 for return value */
29 #define REG_A2 0x6
30 #define REG_A3 0x7
31 #define REG_A4 0x8
32 #define REG_A5 0x9
[all …]
|
| /openbmc/linux/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/ |
| H A D | hw.c | 46 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0x64); in _rtl8723e_stop_tx_beacon()
48 tmp1byte &= ~(BIT(0)); in _rtl8723e_stop_tx_beacon()
59 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff); in _rtl8723e_resume_tx_beacon()
67 _rtl8723e_set_bcn_ctrl_reg(hw, 0, BIT(1)); in _rtl8723e_enable_bcn_sub_func()
72 _rtl8723e_set_bcn_ctrl_reg(hw, BIT(1), 0); in _rtl8723e_disable_bcn_sub_func()
99 val_rcr &= 0x00070000; in rtl8723e_get_hw_reg()
142 for (idx = 0; idx < ETH_ALEN; idx++) { in rtl8723e_set_hw_reg()
149 u16 b_rate_cfg = ((u16 *)val)[0]; in rtl8723e_set_hw_reg()
150 u8 rate_index = 0; in rtl8723e_set_hw_reg()
152 b_rate_cfg = b_rate_cfg & 0x15f; in rtl8723e_set_hw_reg()
[all …]
|
| /openbmc/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/ |
| H A D | hw.c | 42 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0x64); in _rtl92ce_stop_tx_beacon()
44 tmp1byte &= ~(BIT(0)); in _rtl92ce_stop_tx_beacon()
55 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff); in _rtl92ce_resume_tx_beacon()
57 tmp1byte |= BIT(0); in _rtl92ce_resume_tx_beacon()
63 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(1)); in _rtl92ce_enable_bcn_sub_func()
68 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(1), 0); in _rtl92ce_disable_bcn_sub_func()
95 val_rcr &= 0x00070000; in rtl92ce_get_hw_reg()
138 for (idx = 0; idx < ETH_ALEN; idx++) { in rtl92ce_set_hw_reg()
145 u16 rate_cfg = ((u16 *) val)[0]; in rtl92ce_set_hw_reg()
146 u8 rate_index = 0; in rtl92ce_set_hw_reg()
[all …]
|
| /openbmc/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192de/ |
| H A D | hw.c | 25 rtl_write_word(rtlpriv, REG_DBI_CTRL, (offset & 0xFFC)); in rtl92de_read_dword_dbi()
37 rtl_write_word(rtlpriv, REG_DBI_CTRL, ((offset & 0xFFC) | 0xF000)); in rtl92de_write_dword_dbi()
39 rtl_write_byte(rtlpriv, REG_DBI_FLAG, BIT(0) | direct); in rtl92de_write_dword_dbi()
60 rtl_write_byte(rtlpriv, REG_BCN_MAX_ERR, 0xff); in _rtl92de_stop_tx_beacon()
61 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0x64); in _rtl92de_stop_tx_beacon()
63 tmp1byte &= ~(BIT(0)); in _rtl92de_stop_tx_beacon()
74 rtl_write_byte(rtlpriv, REG_BCN_MAX_ERR, 0x0a); in _rtl92de_resume_tx_beacon()
75 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff); in _rtl92de_resume_tx_beacon()
77 tmp1byte |= BIT(0); in _rtl92de_resume_tx_beacon()
83 _rtl92de_set_bcn_ctrl_reg(hw, 0, BIT(1)); in _rtl92de_enable_bcn_sub_func()
[all …]
|
| /openbmc/linux/drivers/net/wireless/realtek/rtw89/ |
| H A D | core.h | 22 #define MASKBYTE0 0xff
23 #define MASKBYTE1 0xff00
24 #define MASKBYTE2 0xff0000
25 #define MASKBYTE3 0xff000000
26 #define MASKBYTE4 0xff00000000ULL
27 #define MASKHWORD 0xffff0000
28 #define MASKLWORD 0x0000ffff
29 #define MASKDWORD 0xffffffff
30 #define RFREG_MASK 0xfffff
31 #define INV_RF_DATA 0xffffffff
[all …]
|
| /openbmc/qemu/target/xtensa/core-de233_fpu/ |
| H A D | xtensa-modules.c.inc | 31 { "LBEG", 0, 0 },
32 { "LEND", 1, 0 },
33 { "LCOUNT", 2, 0 },
34 { "BR", 4, 0 },
35 { "ACCLO", 16, 0 },
36 { "ACCHI", 17, 0 },
37 { "M0", 32, 0 },
38 { "M1", 33, 0 },
39 { "M2", 34, 0 },
40 { "M3", 35, 0 },
[all …]
|