Home
last modified time | relevance | path

Searched +full:- +full:4 (Results 1 – 25 of 1212) sorted by relevance

12345678910>>...49

/openbmc/qemu/tests/tcg/i386/
H A Dtest-i386-f2xm1.c10 { -1.0L, -0.5L, -0.5L },
11 { -0.0L, -0.0L, -0.0L },
14 { 0x4.1481697ac693aa6p-4L, 0x3.17ec9f8454896518p-4L, 0x3.17ec9f845489651cp-4L },
15 { -0xd.84a873b14b9c0e2p-4L, -0x7.1788c46ac260d948p-4L, -0x7.1788c46ac260d94p-4L },
16 { 0xa.a3dc18b1eff7e8ap-188L, 0x7.6009241b9e21523p-188L, 0x7.6009241b9e215238p-188L },
17 { -0xe.846aeb6f58174d5p-92L, -0xa.1006405817acc33p-92L, -0xa.1006405817acc32p-92L },
18 { 0x5.4459f2ac77bb0978p-4L, 0x4.19d3ce7fd5b90ac8p-4L, 0x4.19d3ce7fd5b90adp-4L },
19 { -0xb.79bece734a62216p-4L, -0x6.4489a7fc150c0fp-4L, -0x6.4489a7fc150c0ef8p-4L },
20 { 0xa.ab48f9ef732f5c4p-4L, 0x9.66acd7d4b7cf015p-4L, 0x9.66acd7d4b7cf016p-4L },
21 { -0xb.8204e63359a46e6p-4L, -0x6.48060f0a504e3488p-4L, -0x6.48060f0a504e348p-4L },
[all …]
H A Dtest-i386-fpatan.c10 { -__builtin_infl(), -__builtin_infl(), -0x2.5b2f8fe6643a46ap+0L, -0x2.5b2f8fe6643a469cp+0L },
11 { -__builtin_infl(), -1.0L, -0x3.243f6a8885a308d4p+0L, -0x3.243f6a8885a308dp+0L },
12 { -__builtin_infl(), -0.0L, -0x3.243f6a8885a308d4p+0L, -0x3.243f6a8885a308dp+0L },
13 { -__builtin_infl(), 0.0L, 0x3.243f6a8885a308dp+0L, 0x3.243f6a8885a308d4p+0L },
14 { -__builtin_infl(), 1.0L, 0x3.243f6a8885a308dp+0L, 0x3.243f6a8885a308d4p+0L },
15 { -__builtin_infl(), __builtin_infl(), 0x2.5b2f8fe6643a469cp+0L, 0x2.5b2f8fe6643a46ap+0L },
16 { -1.0L, -__builtin_infl(), -0x1.921fb54442d1846ap+0L, -0x1.921fb54442d18468p+0L },
17 { -1.0L, -0.0L, -0x3.243f6a8885a308d4p+0L, -0x3.243f6a8885a308dp+0L },
18 { -1.0L, 0.0L, 0x3.243f6a8885a308dp+0L, 0x3.243f6a8885a308d4p+0L },
19 { -1.0L, __builtin_infl(), 0x1.921fb54442d18468p+0L, 0x1.921fb54442d1846ap+0L },
[all …]
/openbmc/linux/drivers/staging/media/atomisp/pci/
H A Dsh_css_params.c1 // SPDX-License-Identifier: GPL-2.0
104 binary->in_frame_info.res.height, in fpntbl_bytes()
105 binary->in_frame_info.padded_width); in fpntbl_bytes()
111 array3_size(binary->sctbl_height, in sctbl_bytes()
112 binary->sctbl_aligned_width_per_color, in sctbl_bytes()
119 binary->morph_tbl_aligned_width, in morph_plane_bytes()
120 binary->morph_tbl_height); in morph_plane_bytes()
136 static int interleaved_lut_temp[4][HRT_GDC_N];
143 static const int zoom_table[4][HRT_GDC_N] = {
145 0 << 4, 0 << 4, 0 << 4, 0 << 4, 0 << 4, 0 << 4, 0 << 4, 0 << 4,
[all …]
/openbmc/u-boot/board/freescale/mx6qarm2/
H A Dimximage.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Copyright (C) 2011-2014 Freescale Semiconductor, Inc.
6 * Refer doc/README.imximage for more details about how-to configure
25 * Addr-type Address Value
28 * Addr-type register length (1,2 or 4 bytes)
34 DATA 4 0x020C4018 0x60324
36 DATA 4 0x020E05a8 0x00003038
37 DATA 4 0x020E05b0 0x00003038
38 DATA 4 0x020E0524 0x00003038
39 DATA 4 0x020E051c 0x00003038
[all …]
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dgdb-config.c.inc3 Copyright (c) 2003-2010 Tensilica Inc.
25 XTREG(0, 0, 32, 4, 4, 0x0020, 0x0006, -2, 9, 0x0100, pc, 0, 0, 0, 0, 0, 0)
26 XTREG(1, 4, 32, 4, 4, 0x0100, 0x0006, -2, 1, 0x0002, ar0, 0, 0, 0, 0, 0, 0)
27 XTREG(2, 8, 32, 4, 4, 0x0101, 0x0006, -2, 1, 0x0002, ar1, 0, 0, 0, 0, 0, 0)
28 XTREG(3, 12, 32, 4, 4, 0x0102, 0x0006, -2, 1, 0x0002, ar2, 0, 0, 0, 0, 0, 0)
29 XTREG(4, 16, 32, 4, 4, 0x0103, 0x0006, -2, 1, 0x0002, ar3, 0, 0, 0, 0, 0, 0)
30 XTREG(5, 20, 32, 4, 4, 0x0104, 0x0006, -2, 1, 0x0002, ar4, 0, 0, 0, 0, 0, 0)
31 XTREG(6, 24, 32, 4, 4, 0x0105, 0x0006, -2, 1, 0x0002, ar5, 0, 0, 0, 0, 0, 0)
32 XTREG(7, 28, 32, 4, 4, 0x0106, 0x0006, -2, 1, 0x0002, ar6, 0, 0, 0, 0, 0, 0)
33 XTREG(8, 32, 32, 4, 4, 0x0107, 0x0006, -2, 1, 0x0002, ar7, 0, 0, 0, 0, 0, 0)
[all …]
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dgdb-config.c.inc20 Boston, MA 02110-1301, USA. */
22 XTREG(0, 0, 32, 4, 4, 0x0020, 0x0006, -2, 9, 0x0100, pc,
24 XTREG(1, 4, 32, 4, 4, 0x0100, 0x0006, -2, 1, 0x0002, ar0,
26 XTREG(2, 8, 32, 4, 4, 0x0101, 0x0006, -2, 1, 0x0002, ar1,
28 XTREG(3, 12, 32, 4, 4, 0x0102, 0x0006, -2, 1, 0x0002, ar2,
30 XTREG(4, 16, 32, 4, 4, 0x0103, 0x0006, -2, 1, 0x0002, ar3,
32 XTREG(5, 20, 32, 4, 4, 0x0104, 0x0006, -2, 1, 0x0002, ar4,
34 XTREG(6, 24, 32, 4, 4, 0x0105, 0x0006, -2, 1, 0x0002, ar5,
36 XTREG(7, 28, 32, 4, 4, 0x0106, 0x0006, -2, 1, 0x0002, ar6,
38 XTREG(8, 32, 32, 4, 4, 0x0107, 0x0006, -2, 1, 0x0002, ar7,
[all …]
/openbmc/u-boot/board/bachmann/ot1200/
H A Dmx6q_4x_mt41j128.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
6 * Refer doc/README.imximage for more details about how-to configure
25 * Addr-type Address Value
28 * Addr-type register length (1,2 or 4 bytes)
32 DATA 4 0x020e05a8 0x00000030
33 DATA 4 0x020e05b0 0x00000030
34 DATA 4 0x020e0524 0x00000030
35 DATA 4 0x020e051c 0x00000030
37 DATA 4 0x020e0518 0x00000030
38 DATA 4 0x020e050c 0x00000030
[all …]
/openbmc/u-boot/board/ge/bx50v3/
H A Dbx50v3.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
7 * Refer doc/README.imximage for more details about how-to configure
18 #include "asm/arch/mx6-ddr.h"
23 DATA 4, MX6_IOM_GRP_DDR_TYPE, 0x000c0000
24 DATA 4, MX6_IOM_GRP_DDRPKE, 0x00000000
25 DATA 4, MX6_IOM_DRAM_SDCLK_0, 0x00000030
26 DATA 4, MX6_IOM_DRAM_SDCLK_1, 0x00000030
27 DATA 4, MX6_IOM_DRAM_CAS, 0x00000030
28 DATA 4, MX6_IOM_DRAM_RAS, 0x00000030
29 DATA 4, MX6_IOM_GRP_ADDDS, 0x00000030
[all …]
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dgdb-config.c.inc3 Copyright (c) 2003-2015 Tensilica Inc.
23 XTREG( 0, 0,32, 4, 4,0x0020,0x0006,-2, 9,0x0100,pc, 0,0,0,0,0,0)
24 XTREG( 1, 4,32, 4, 4,0x0100,0x0006,-2, 1,0x0002,ar0, 0,0,0,0,0,0)
25 XTREG( 2, 8,32, 4, 4,0x0101,0x0006,-2, 1,0x0002,ar1, 0,0,0,0,0,0)
26 XTREG( 3, 12,32, 4, 4,0x0102,0x0006,-2, 1,0x0002,ar2, 0,0,0,0,0,0)
27 XTREG( 4, 16,32, 4, 4,0x0103,0x0006,-2, 1,0x0002,ar3, 0,0,0,0,0,0)
28 XTREG( 5, 20,32, 4, 4,0x0104,0x0006,-2, 1,0x0002,ar4, 0,0,0,0,0,0)
29 XTREG( 6, 24,32, 4, 4,0x0105,0x0006,-2, 1,0x0002,ar5, 0,0,0,0,0,0)
30 XTREG( 7, 28,32, 4, 4,0x0106,0x0006,-2, 1,0x0002,ar6, 0,0,0,0,0,0)
31 XTREG( 8, 32,32, 4, 4,0x0107,0x0006,-2, 1,0x0002,ar7, 0,0,0,0,0,0)
[all …]
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dgdb-config.c.inc3 Copyright (c) 2003-2016 Tensilica Inc.
24 XTREG( 0, 0,32, 4, 4,0x0020,0x0006,-2, 9,0x0100,pc, 0,0,0,0,0,0)
25 XTREG( 1, 4,32, 4, 4,0x0100,0x0006,-2, 1,0x0002,ar0, 0,0,0,0,0,0)
26 XTREG( 2, 8,32, 4, 4,0x0101,0x0006,-2, 1,0x0002,ar1, 0,0,0,0,0,0)
27 XTREG( 3, 12,32, 4, 4,0x0102,0x0006,-2, 1,0x0002,ar2, 0,0,0,0,0,0)
28 XTREG( 4, 16,32, 4, 4,0x0103,0x0006,-2, 1,0x0002,ar3, 0,0,0,0,0,0)
29 XTREG( 5, 20,32, 4, 4,0x0104,0x0006,-2, 1,0x0002,ar4, 0,0,0,0,0,0)
30 XTREG( 6, 24,32, 4, 4,0x0105,0x0006,-2, 1,0x0002,ar5, 0,0,0,0,0,0)
31 XTREG( 7, 28,32, 4, 4,0x0106,0x0006,-2, 1,0x0002,ar6, 0,0,0,0,0,0)
32 XTREG( 8, 32,32, 4, 4,0x0107,0x0006,-2, 1,0x0002,ar7, 0,0,0,0,0,0)
[all …]
/openbmc/linux/arch/arm64/boot/dts/hisilicon/
H A Dhip06.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 compatible = "hisilicon,hip06-d03";
12 interrupt-parent = <&gic>;
13 #address-cells = <2>;
14 #size-cells = <2>;
17 compatible = "arm,psci-0.2";
22 #address-cells = <1>;
23 #size-cells = <0>;
25 cpu-map {
[all …]
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dgdb-config.c.inc3 Copyright (c) 2003-2020 Tensilica Inc.
23 XTREG( 0, 0,32, 4, 4,0x0020,0x0006,-2, 9,0x2100,pc, 0,0,0,0,0,0)
24 XTREG( 1, 4,32, 4, 4,0x0100,0x0006,-2, 1,0x0002,ar0, 0,0,0,0,0,0)
25 XTREG( 2, 8,32, 4, 4,0x0101,0x0006,-2, 1,0x0002,ar1, 0,0,0,0,0,0)
26 XTREG( 3, 12,32, 4, 4,0x0102,0x0006,-2, 1,0x0002,ar2, 0,0,0,0,0,0)
27 XTREG( 4, 16,32, 4, 4,0x0103,0x0006,-2, 1,0x0002,ar3, 0,0,0,0,0,0)
28 XTREG( 5, 20,32, 4, 4,0x0104,0x0006,-2, 1,0x0002,ar4, 0,0,0,0,0,0)
29 XTREG( 6, 24,32, 4, 4,0x0105,0x0006,-2, 1,0x0002,ar5, 0,0,0,0,0,0)
30 XTREG( 7, 28,32, 4, 4,0x0106,0x0006,-2, 1,0x0002,ar6, 0,0,0,0,0,0)
31 XTREG( 8, 32,32, 4, 4,0x0107,0x0006,-2, 1,0x0002,ar7, 0,0,0,0,0,0)
[all …]
/openbmc/u-boot/board/seco/mx6quq7/
H A Dmx6quq7-2g.cfg1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Refer doc/README.imximage for more details about how-to configure
22 #include "asm/arch/mx6-ddr.h"
27 DATA 4, MX6_IOM_GRP_DDRPKE, 0x00000000
28 DATA 4, MX6_IOM_GRP_DDR_TYPE, 0x000C0000
31 DATA 4, MX6_IOM_DDRMODE_CTL, 0x00020000
32 DATA 4, MX6_IOM_DRAM_SDQS0, 0x00000028
33 DATA 4, MX6_IOM_DRAM_SDQS1, 0x00000028
34 DATA 4, MX6_IOM_DRAM_SDQS2, 0x00000028
35 DATA 4, MX6_IOM_DRAM_SDQS3, 0x00000028
[all …]
/openbmc/linux/arch/arm64/crypto/
H A Dchacha-neon-core.S4 * Copyright (C) 2016-2018 Linaro, Ltd. <ard.biesheuvel@linaro.org>
11 * ChaCha20 256-bit cipher algorithm, RFC7539, x64 SSSE3 functions
29 * chacha_permute - permute one block
31 * Permute one 64-byte block where the state matrix is stored in the four NEON
32 * registers v0-v3. It performs matrix operations on four words in parallel,
42 ld1 {v12.4s}, [x10]
46 add v0.4s, v0.4s, v1.4s
51 add v2.4s, v2.4s, v3.4s
53 shl v1.4s, v4.4s, #12
54 sri v1.4s, v4.4s, #20
[all …]
/openbmc/u-boot/board/freescale/mx7ulp_evk/
H A Dimximage.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Refer docs/README.imxmage for more details about how-to configure
26 /*PLUGIN plugin-binary-file IRAM_FREE_START_ADDR*/
37 * Addr-type Address Value
40 * Addr-type register length (1,2 or 4 bytes)
44 DATA 4 0x403f00dc 0x00000000
45 DATA 4 0x403e0040 0x01000020
46 DATA 4 0x403e0500 0x01000000
47 DATA 4 0x403e050c 0x80808080
48 DATA 4 0x403e0508 0x00140000
[all …]
/openbmc/u-boot/board/barco/titanium/
H A Dimximage.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
9 * Refer doc/README.imximage for more details about how-to configure
29 * Addr-type Address Value
32 * Addr-type register length (1,2 or 4 bytes)
39 #include "asm/arch/mx6-ddr.h"
43 DATA 4, MX6_IOM_DRAM_SDQS0, 0x00000030
44 DATA 4, MX6_IOM_DRAM_SDQS1, 0x00000030
45 DATA 4, MX6_IOM_DRAM_SDQS2, 0x00000030
46 DATA 4, MX6_IOM_DRAM_SDQS3, 0x00000030
47 DATA 4, MX6_IOM_DRAM_SDQS4, 0x00000030
[all …]
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dgdb-config.c.inc3 Copyright (c) 2003-2019 Tensilica Inc.
23 XTREG( 0, 0,32, 4, 4,0x0020,0x0006,-2, 9,0x0100,pc, 0,0,0,0,0,0)
24 XTREG( 1, 4,32, 4, 4,0x0100,0x0006,-2, 1,0x0002,ar0, 0,0,0,0,0,0)
25 XTREG( 2, 8,32, 4, 4,0x0101,0x0006,-2, 1,0x0002,ar1, 0,0,0,0,0,0)
26 XTREG( 3, 12,32, 4, 4,0x0102,0x0006,-2, 1,0x0002,ar2, 0,0,0,0,0,0)
27 XTREG( 4, 16,32, 4, 4,0x0103,0x0006,-2, 1,0x0002,ar3, 0,0,0,0,0,0)
28 XTREG( 5, 20,32, 4, 4,0x0104,0x0006,-2, 1,0x0002,ar4, 0,0,0,0,0,0)
29 XTREG( 6, 24,32, 4, 4,0x0105,0x0006,-2, 1,0x0002,ar5, 0,0,0,0,0,0)
30 XTREG( 7, 28,32, 4, 4,0x0106,0x0006,-2, 1,0x0002,ar6, 0,0,0,0,0,0)
31 XTREG( 8, 32,32, 4, 4,0x0107,0x0006,-2, 1,0x0002,ar7, 0,0,0,0,0,0)
[all …]
/openbmc/u-boot/board/freescale/mx6sxsabreauto/
H A Dimximage.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
24 * Addr-type Address Value
27 * Addr-type register length (1,2 or 4 bytes)
33 DATA 4 0x020c4068 0xffffffff
34 DATA 4 0x020c406c 0xffffffff
35 DATA 4 0x020c4070 0xffffffff
36 DATA 4 0x020c4074 0xffffffff
37 DATA 4 0x020c4078 0xffffffff
38 DATA 4 0x020c407c 0xffffffff
39 DATA 4 0x020c4080 0xffffffff
[all …]
/openbmc/u-boot/board/freescale/mx6sllevk/
H A Dimximage.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Refer docs/README.imxmage for more details about how-to configure
26 /*PLUGIN plugin-binary-file IRAM_FREE_START_ADDR*/
38 * Addr-type Address Value
41 * Addr-type register length (1,2 or 4 bytes)
47 DATA 4 0x020c4068 0xffffffff
48 DATA 4 0x020c406c 0xffffffff
49 DATA 4 0x020c4070 0xffffffff
50 DATA 4 0x020c4074 0xffffffff
51 DATA 4 0x020c4078 0xffffffff
[all …]
/openbmc/qemu/target/xtensa/core-lx106/
H A Dgdb-config.c.inc3 Copyright (c) 2003-2010 Tensilica Inc.
23 XTREG( 0, 0,32, 4, 4,0x0000,0x0006,-2, 8,0x0100,a0, 0,0,0,0,0,0)
24 XTREG( 1, 4,32, 4, 4,0x0001,0x0006,-2, 8,0x0100,a1, 0,0,0,0,0,0)
25 XTREG( 2, 8,32, 4, 4,0x0002,0x0006,-2, 8,0x0100,a2, 0,0,0,0,0,0)
26 XTREG( 3, 12,32, 4, 4,0x0003,0x0006,-2, 8,0x0100,a3, 0,0,0,0,0,0)
27 XTREG( 4, 16,32, 4, 4,0x0004,0x0006,-2, 8,0x0100,a4, 0,0,0,0,0,0)
28 XTREG( 5, 20,32, 4, 4,0x0005,0x0006,-2, 8,0x0100,a5, 0,0,0,0,0,0)
29 XTREG( 6, 24,32, 4, 4,0x0006,0x0006,-2, 8,0x0100,a6, 0,0,0,0,0,0)
30 XTREG( 7, 28,32, 4, 4,0x0007,0x0006,-2, 8,0x0100,a7, 0,0,0,0,0,0)
31 XTREG( 8, 32,32, 4, 4,0x0008,0x0006,-2, 8,0x0100,a8, 0,0,0,0,0,0)
[all …]
/openbmc/u-boot/board/samtec/vining_2000/
H A Dimximage.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
24 * Addr-type Address Value
27 * Addr-type register length (1,2 or 4 bytes)
33 DATA 4 0x020c4068 0xffffffff
34 DATA 4 0x020c406c 0xffffffff
35 DATA 4 0x020c4070 0xffffffff
36 DATA 4 0x020c4074 0xffffffff
37 DATA 4 0x020c4078 0xffffffff
38 DATA 4 0x020c407c 0xffffffff
39 DATA 4 0x020c4080 0xffffffff
[all …]
/openbmc/u-boot/board/freescale/mx6sxsabresd/
H A Dimximage.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
24 * Addr-type Address Value
27 * Addr-type register length (1,2 or 4 bytes)
33 DATA 4 0x020c4068 0xffffffff
34 DATA 4 0x020c406c 0xffffffff
35 DATA 4 0x020c4070 0xffffffff
36 DATA 4 0x020c4074 0xffffffff
37 DATA 4 0x020c4078 0xffffffff
38 DATA 4 0x020c407c 0xffffffff
39 DATA 4 0x020c4080 0xffffffff
[all …]
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dgdb-config.c.inc3 Copyright (c) 2003-2010 Tensilica Inc.
23 XTREG( 0, 0,32, 4, 4,0x0020,0x0006,-2, 9,0x0100,pc, 0,0,0,0,0,0)
24 XTREG( 1, 4,32, 4, 4,0x0100,0x0006,-2, 1,0x0002,ar0, 0,0,0,0,0,0)
25 XTREG( 2, 8,32, 4, 4,0x0101,0x0006,-2, 1,0x0002,ar1, 0,0,0,0,0,0)
26 XTREG( 3, 12,32, 4, 4,0x0102,0x0006,-2, 1,0x0002,ar2, 0,0,0,0,0,0)
27 XTREG( 4, 16,32, 4, 4,0x0103,0x0006,-2, 1,0x0002,ar3, 0,0,0,0,0,0)
28 XTREG( 5, 20,32, 4, 4,0x0104,0x0006,-2, 1,0x0002,ar4, 0,0,0,0,0,0)
29 XTREG( 6, 24,32, 4, 4,0x0105,0x0006,-2, 1,0x0002,ar5, 0,0,0,0,0,0)
30 XTREG( 7, 28,32, 4, 4,0x0106,0x0006,-2, 1,0x0002,ar6, 0,0,0,0,0,0)
31 XTREG( 8, 32,32, 4, 4,0x0107,0x0006,-2, 1,0x0002,ar7, 0,0,0,0,0,0)
[all …]
/openbmc/u-boot/board/freescale/mx6slevk/
H A Dimximage.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Refer doc/README.imximage for more details about how-to configure
35 * Addr-type Address Value
38 * Addr-type register length (1,2 or 4 bytes)
42 DATA 4 0x020c4018 0x00260324
44 DATA 4 0x020c4068 0xffffffff
45 DATA 4 0x020c406c 0xffffffff
46 DATA 4 0x020c4070 0xffffffff
47 DATA 4 0x020c4074 0xffffffff
48 DATA 4 0x020c4078 0xffffffff
[all …]
/openbmc/u-boot/board/warp/
H A Dimximage.cfg1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Refer doc/README.imximage for more details about how-to configure
35 * Addr-type Address Value
38 * Addr-type register length (1,2 or 4 bytes)
42 DATA 4 0x020c4018 0x00260324
44 DATA 4 0x020c4068 0xffffffff
45 DATA 4 0x020c406c 0xffffffff
46 DATA 4 0x020c4070 0xffffffff
47 DATA 4 0x020c4074 0xffffffff
48 DATA 4 0x020c4078 0xffffffff
[all …]

12345678910>>...49