Home
last modified time | relevance | path

Searched defs:XCHAL_INT12_LEVEL (Results 1 – 20 of 20) sorted by relevance

/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h220 #define XCHAL_INT12_LEVEL 3 macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h222 #define XCHAL_INT12_LEVEL 3 macro
/openbmc/qemu/target/xtensa/
H A Doverlay_tool.h620 #define XCHAL_INT12_LEVEL 0 macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h293 #define XCHAL_INT12_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h306 #define XCHAL_INT12_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h226 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h227 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h225 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h274 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h253 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h275 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h299 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h360 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h341 #define XCHAL_INT12_LEVEL 2 macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h341 #define XCHAL_INT12_LEVEL 5 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h338 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h342 #define XCHAL_INT12_LEVEL 5 macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h371 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h392 #define XCHAL_INT12_LEVEL 4 macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h455 #define XCHAL_INT12_LEVEL 4 macro