Home
last modified time | relevance | path

Searched defs:UCR1_TRDYEN (Results 1 – 4 of 4) sorted by relevance

/openbmc/qemu/include/hw/char/
H A Dimx_serial.h67 #define UCR1_TRDYEN (1<<13) /* Tx Ready Interrupt Enable */ macro
/openbmc/u-boot/drivers/serial/
H A Dserial_mxc.c26 #define UCR1_TRDYEN (1<<13) /* Transmitter ready interrupt enable */ macro
/openbmc/linux/drivers/tty/serial/
H A Dimx.c67 #define UCR1_TRDYEN (1<<13) /* Transmitter ready interrupt enable */ macro
/openbmc/u-boot/arch/arm/include/asm/arch-imx/
H A Dimx-regs.h529 #define UCR1_TRDYEN (1<<13) /* Transmitter ready interrupt enable */ macro