Home
last modified time | relevance | path

Searched refs:emif_rd_wr_lvl_rmp_ctl (Results 1 – 9 of 9) sorted by relevance

/openbmc/u-boot/board/ti/dra7xx/
H A Devm.c82 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
107 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
132 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
157 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
182 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
207 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
232 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
257 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
/openbmc/u-boot/board/compulab/cl-som-am57x/
H A Dspl.c49 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
117 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
/openbmc/u-boot/arch/arm/mach-omap2/omap5/
H A Dsdram.c110 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
134 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
551 hw_leveling = regs->emif_rd_wr_lvl_rmp_ctl >> EMIF_REG_RDWRLVL_EN_SHIFT; in do_ext_phy_settings_dra7()
/openbmc/u-boot/board/compulab/cm_t54/
H A Dspl.c37 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
/openbmc/u-boot/board/ti/am43xx/
H A Dboard.c163 .emif_rd_wr_lvl_rmp_ctl = 0x0,
205 .emif_rd_wr_lvl_rmp_ctl = 0x0,
277 .emif_rd_wr_lvl_rmp_ctl = 0x00000000,
303 .emif_rd_wr_lvl_rmp_ctl = 0x00000000,
/openbmc/u-boot/arch/arm/mach-omap2/am33xx/
H A Dddr.c90 writel(regs->emif_rd_wr_lvl_rmp_ctl, in config_sdram_emif4d5()
91 &emif_reg[nr]->emif_rd_wr_lvl_rmp_ctl); in config_sdram_emif4d5()
136 writel(0x80000000, &emif_reg[nr]->emif_rd_wr_lvl_rmp_ctl); in config_sdram_emif4d5()
/openbmc/u-boot/arch/arm/mach-omap2/
H A Demif-common.c293 writel(0x0, &emif->emif_rd_wr_lvl_rmp_ctl); in update_hwleveling_output()
421 writel(regs->emif_rd_wr_lvl_rmp_ctl, &emif->emif_rd_wr_lvl_rmp_ctl); in dra7_ddr3_init()
436 if (regs->emif_rd_wr_lvl_rmp_ctl & EMIF_REG_RDWRLVL_EN_MASK) { in dra7_ddr3_init()
486 writel(regs->emif_rd_wr_lvl_rmp_ctl, &emif->emif_rd_wr_lvl_rmp_ctl); in omap5_ddr3_init()
1486 writel(0x0, &emif_base->emif_rd_wr_lvl_rmp_ctl); in do_bug0039_workaround()
/openbmc/u-boot/board/ti/am57xx/
H A Dboard.c128 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
192 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
255 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
280 .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
/openbmc/u-boot/arch/arm/include/asm/
H A Demif.h687 u32 emif_rd_wr_lvl_rmp_ctl; member
1231 u32 emif_rd_wr_lvl_rmp_ctl; member