| /openbmc/qemu/scripts/qemu-guest-agent/fsfreeze-hook.d/ |
| H A D | mysql-flush.sh.sample | 9 FIFO=/var/run/mysql-flush.fifo 17 read < $FIFO 19 rm -f $FIFO 24 mkfifo $FIFO || exit 1 49 [ ! -p $FIFO ] && exit 1 50 echo > $FIFO
|
| /openbmc/qemu/hw/misc/ |
| H A D | mips_itu.c | 195 if (c->tag.FIFO) { in view_bypass_read() 204 if (c->tag.FIFO && (c->tag.FIFOPtr > 0)) { in view_bypass_write() 218 (c->tag.FIFO << ITC_CELL_TAG_FIFO) | in view_control_read() 241 if (!c->tag.FIFO) { in view_ef_common_read() 281 if (!c->tag.FIFO) { in view_ef_common_write() 322 if (c->tag.FIFO) { in view_pv_common_read() 347 if (c->tag.FIFO) { in view_pv_common_write() 487 s->cell[i].tag.FIFO = 1; in itc_reset_cells()
|
| H A D | max78000_aes.c | 51 case FIFO: in max78000_aes_read() 129 case FIFO: in max78000_aes_write()
|
| /openbmc/qemu/hw/i3c/ |
| H A D | trace-events | 15 dw_i3c_pop_rx(uint32_t deviceid, uint32_t data) "I3C Dev[%u] pop 0x%" PRIx32 " from RX FIFO" 17 dw_i3c_push_tx(uint32_t deviceid, uint32_t data) "I3C Dev[%u] push 0x%" PRIx32 " to TX FIFO" 18 dw_i3c_pop_tx(uint32_t deviceid, uint32_t data) "I3C Dev[%u] pop 0x%" PRIx32 " from TX FIFO" 19 dw_i3c_push_rx(uint32_t deviceid, uint32_t data) "I3C Dev[%u] push 0x%" PRIx32 " to RX FIFO"
|
| /openbmc/u-boot/doc/device-tree-bindings/spi/ |
| H A D | spi-cadence.txt | 9 - cdns,fifo-depth : Size of the data FIFO in words. 10 - cdns,fifo-width : Bus width of the data FIFO in bytes.
|
| /openbmc/qemu/include/hw/misc/ |
| H A D | max78000_aes.h | 22 #define FIFO 0x10 macro
|
| H A D | mips_itu.h | 36 uint8_t FIFO; /* 1 - FIFO cell, 0 - Semaphore cell */ member
|
| /openbmc/u-boot/doc/device-tree-bindings/net/ |
| H A D | altera_tse.txt | 20 - rx-fifo-depth: MAC receive FIFO buffer depth in bytes 21 - tx-fifo-depth: MAC transmit FIFO buffer depth in bytes
|
| H A D | ti,dp83867.txt | 9 - ti,fifo-depth - Transmitt FIFO depth- see dt-bindings/net/ti-dp83867.h
|
| /openbmc/u-boot/arch/arm/include/asm/ti-common/ |
| H A D | ti-edma3.h | 41 FIFO = 1 enumerator
|
| /openbmc/u-boot/drivers/usb/musb-new/ |
| H A D | Kconfig | 63 All data is copied between memory and FIFO by the CPU.
|
| /openbmc/qemu/contrib/plugins/ |
| H A D | cache.c | 30 FIFO, enumerator 323 case FIFO: in get_replaced_block() 725 case FIFO: in policy_init() 806 policy = FIFO; in qemu_plugin_install()
|
| /openbmc/u-boot/board/freescale/mx6memcal/ |
| H A D | Kconfig | 187 read data from the internal FIFO. 197 read data from the internal FIFO
|
| /openbmc/openbmc/meta-openembedded/meta-oe/recipes-benchmark/lmbench/lmbench/ |
| H A D | 0001-doc-Fix-typos-in-manual-pages.patch | 50 lat_fifo \- FIFO benchmark
|
| /openbmc/u-boot/drivers/dma/ |
| H A D | ti-edma3.c | 100 if (mode == FIFO) in edma3_set_dest() 171 if (mode == FIFO) in edma3_set_src()
|
| /openbmc/qemu/docs/system/arm/ |
| H A D | nuvoton.rst | 67 * BIOS POST code FIFO
|
| /openbmc/u-boot/drivers/i2c/ |
| H A D | Kconfig | 430 bool "UniPhier FIFO-builtin I2C driver" 434 Support for UniPhier FIFO-builtin I2C controller driver.
|
| /openbmc/u-boot/drivers/spi/ |
| H A D | Kconfig | 282 controller support 8 bit SPI transfers only, with or w/o FIFO.
|
| /openbmc/qemu/hw/usb/ |
| H A D | trace-events | 228 usb_dwc2_hreg2_read(uint64_t addr, uint64_t fifo, uint32_t val) " 0x%04" PRIx64 " FIFO%" PRId64 " … 229 …64_t fifo, uint64_t val, uint32_t old, uint64_t result) " 0x%04" PRIx64 " FIFO%" PRId64 " val …
|
| /openbmc/u-boot/drivers/serial/ |
| H A D | Kconfig | 114 pasting longer strings, even when the RX FIFO of the UART is
|
| /openbmc/openbmc/poky/meta/recipes-devtools/syslinux/syslinux/ |
| H A D | 0001-ext2_fs.h-do-not-carry-an-outdated-copy.patch | 69 -#define S_IFIFO 0010000 // FIFO
|
| /openbmc/qemu/docs/devel/ |
| H A D | multi-process.rst | 658 MMIO request queues are FIFO arrays of MMIO request structures. There
|
| /openbmc/ipmitool/contrib/ |
| H A D | oem_ibm_sel_map | 163 …r (LSB)","Status Register (MSB)","DevFun Number","0x00","SERR: DMA Write Command FIFO Parity Error"
|
| /openbmc/qemu/tests/functional/acpi-bits/bits-tests/ |
| H A D | smbios.py2 | 762 0xA1: '8251 FIFO Compatible',
|
| /openbmc/u-boot/common/ |
| H A D | dlmalloc.src | 1246 are taken from the back. This results in LRU or FIFO allocation
|