| /openbmc/linux/tools/testing/selftests/kvm/lib/aarch64/ |
| H A D | ucall.c | 27 run->mmio.phys_addr == vcpu->vm->ucall_mmio_addr) { in ucall_arch_get_ucall()
28 TEST_ASSERT(run->mmio.is_write && run->mmio.len == sizeof(uint64_t), in ucall_arch_get_ucall()
30 return (void *)(*((uint64_t *)run->mmio.data)); in ucall_arch_get_ucall()
|
| /openbmc/linux/drivers/mfd/ |
| H A D | stm32-lptimer.c | 56 void __iomem *mmio; in stm32_lptimer_probe() local
63 mmio = devm_platform_get_and_ioremap_resource(pdev, 0, NULL); in stm32_lptimer_probe()
64 if (IS_ERR(mmio)) in stm32_lptimer_probe()
65 return PTR_ERR(mmio); in stm32_lptimer_probe()
67 ddata->regmap = devm_regmap_init_mmio_clk(dev, "mux", mmio, in stm32_lptimer_probe()
|
| /openbmc/linux/drivers/ssb/ |
| H A D | host_soc.c | 21 return readb(bus->mmio + offset); in ssb_host_soc_read8()
29 return readw(bus->mmio + offset); in ssb_host_soc_read16()
37 return readl(bus->mmio + offset); in ssb_host_soc_read32()
48 addr = bus->mmio + offset; in ssb_host_soc_block_read()
94 writeb(value, bus->mmio + offset); in ssb_host_soc_write8()
102 writew(value, bus->mmio + offset); in ssb_host_soc_write16()
110 writel(value, bus->mmio + offset); in ssb_host_soc_write32()
121 addr = bus->mmio + offset; in ssb_host_soc_block_write()
|
| /openbmc/linux/drivers/ata/ |
| H A D | libahci.c | 311 void __iomem *mmio = hpriv->mmio; in ahci_read_em_buffer() local
371 void __iomem *mmio = hpriv->mmio; in ahci_store_em_buffer() local
414 void __iomem *mmio = hpriv->mmio; in ahci_show_em_supported() local
448 void __iomem *mmio = hpriv->mmio; in ahci_save_initial_config() local
623 void __iomem *mmio = hpriv->mmio; in ahci_restore_initial_config() local
975 void __iomem *mmio = hpriv->mmio; in ahci_reset_controller() local
1097 void __iomem *mmio = hpriv->mmio; in ahci_reset_em() local
1114 void __iomem *mmio = hpriv->mmio; in ahci_transmit_led_message() local
1304 void __iomem *mmio = hpriv->mmio; in ahci_init_controller() local
2020 mmio = hpriv->mmio; in ahci_single_level_irq_intr()
[all …]
|
| H A D | sata_svw.c | 129 void __iomem *mmio = link->ap->ioaddr.bmdma_addr; in k2_sata_softreset() local
131 dmactl = readb(mmio + ATA_DMA_CMD); in k2_sata_softreset()
136 writeb(dmactl, mmio + ATA_DMA_CMD); in k2_sata_softreset()
146 void __iomem *mmio = link->ap->ioaddr.bmdma_addr; in k2_sata_hardreset() local
148 dmactl = readb(mmio + ATA_DMA_CMD); in k2_sata_hardreset()
153 writeb(dmactl, mmio + ATA_DMA_CMD); in k2_sata_hardreset()
236 void __iomem *mmio = ap->ioaddr.bmdma_addr; in k2_bmdma_setup_mmio() local
243 dmactl = readb(mmio + ATA_DMA_CMD); in k2_bmdma_setup_mmio()
247 writeb(dmactl, mmio + ATA_DMA_CMD); in k2_bmdma_setup_mmio()
265 void __iomem *mmio = ap->ioaddr.bmdma_addr; in k2_bmdma_start_mmio() local
[all …]
|
| H A D | ahci_st.c | 39 static void st_ahci_configure_oob(void __iomem *mmio) in st_ahci_configure_oob() argument
48 old_val = readl(mmio + ST_AHCI_OOBR); in st_ahci_configure_oob()
49 writel(old_val | ST_AHCI_OOBR_WE, mmio + ST_AHCI_OOBR); in st_ahci_configure_oob()
50 writel(new_val | ST_AHCI_OOBR_WE, mmio + ST_AHCI_OOBR); in st_ahci_configure_oob()
51 writel(new_val, mmio + ST_AHCI_OOBR); in st_ahci_configure_oob()
168 st_ahci_configure_oob(hpriv->mmio); in st_ahci_probe()
221 st_ahci_configure_oob(hpriv->mmio); in st_ahci_resume()
|
| /openbmc/linux/drivers/hid/amd-sfh-hid/sfh1_1/ |
| H A D | amd_sfh_interface.c | 20 if (!readl_poll_timeout(mp2->mmio + AMD_P2C_MSG(0), cmd_resp.resp, in amd_sfh_wait_response()
39 writel(cmd_base.ul, privdata->mmio + AMD_C2P_MSG(0)); in amd_start_sensor()
52 writeq(0x0, privdata->mmio + AMD_C2P_MSG(1)); in amd_stop_sensor()
53 writel(cmd_base.ul, privdata->mmio + AMD_C2P_MSG(0)); in amd_stop_sensor()
66 writel(cmd_base.ul, privdata->mmio + AMD_C2P_MSG(0)); in amd_stop_all_sensor()
|
| /openbmc/linux/drivers/comedi/drivers/ |
| H A D | gsc_hpdi.c | 197 hpdi_board_status = readl(dev->mmio + BOARD_STATUS_REG); in gsc_hpdi_interrupt()
266 writel(0, dev->mmio + BOARD_CONTROL_REG); in gsc_hpdi_cancel()
267 writel(0, dev->mmio + INTERRUPT_CONTROL_REG); in gsc_hpdi_cancel()
324 writel(RX_ENABLE_BIT, dev->mmio + BOARD_CONTROL_REG); in gsc_hpdi_cmd()
514 dev->mmio + RX_PROG_ALMOST_REG); in gsc_hpdi_init()
516 dev->mmio + TX_PROG_ALMOST_REG); in gsc_hpdi_init()
523 writel(0, dev->mmio + INTERRUPT_CONTROL_REG); in gsc_hpdi_init()
600 dev->mmio = pci_ioremap_bar(pcidev, 2); in gsc_hpdi_auto_attach()
601 if (!devpriv->plx9080_mmio || !dev->mmio) { in gsc_hpdi_auto_attach()
685 if (dev->mmio) in gsc_hpdi_detach()
[all …]
|
| H A D | mf6x4.c | 88 data[1] = ioread16(dev->mmio + MF6X4_DIN_REG) & MF6X4_DIN_MASK; in mf6x4_di_insn_bits()
99 iowrite16(s->state, dev->mmio + MF6X4_DOUT_REG); in mf6x4_do_insn_bits()
132 iowrite16(MF6X4_ADCTRL_CHAN(chan), dev->mmio + MF6X4_ADCTRL_REG); in mf6x4_ai_insn_read()
136 ioread16(dev->mmio + MF6X4_ADSTART_REG); in mf6x4_ai_insn_read()
143 d = ioread16(dev->mmio + MF6X4_ADDATA_REG); in mf6x4_ai_insn_read()
149 iowrite16(0x0, dev->mmio + MF6X4_ADCTRL_REG); in mf6x4_ai_insn_read()
172 iowrite16(val, dev->mmio + MF6X4_DAC_REG(chan)); in mf6x4_ao_insn_write()
207 dev->mmio = pci_ioremap_bar(pcidev, board->bar_nums[1]); in mf6x4_auto_attach()
208 if (!dev->mmio) in mf6x4_auto_attach()
|
| /openbmc/linux/drivers/gpu/drm/tiny/ |
| H A D | bochs.c | 75 void __iomem *mmio; member
103 if (bochs->mmio) { in bochs_vga_writeb()
106 writeb(val, bochs->mmio + offset); in bochs_vga_writeb()
117 if (bochs->mmio) { in bochs_vga_readb()
130 if (bochs->mmio) { in bochs_dispi_read()
133 ret = readw(bochs->mmio + offset); in bochs_dispi_read()
143 if (bochs->mmio) { in bochs_dispi_write()
194 if (!bochs->mmio) in bochs_hw_load_edid()
227 if (bochs->mmio == NULL) { in bochs_hw_init()
299 if (bochs->mmio) in bochs_hw_fini()
[all …]
|
| H A D | cirrus.c | 68 void __iomem *mmio; member
102 iowrite8(reg, cirrus->mmio + SEQ_INDEX); in rreg_seq()
103 return ioread8(cirrus->mmio + SEQ_DATA); in rreg_seq()
109 iowrite8(val, cirrus->mmio + SEQ_DATA); in wreg_seq()
124 iowrite8(val, cirrus->mmio + CRT_DATA); in wreg_crt()
133 iowrite8(val, cirrus->mmio + GFX_DATA); in wreg_gfx()
140 ioread8(cirrus->mmio + VGA_DAC_MASK); in wreg_hdr()
141 ioread8(cirrus->mmio + VGA_DAC_MASK); in wreg_hdr()
142 ioread8(cirrus->mmio + VGA_DAC_MASK); in wreg_hdr()
143 ioread8(cirrus->mmio + VGA_DAC_MASK); in wreg_hdr()
[all …]
|
| /openbmc/linux/arch/arm64/kvm/ |
| H A D | mmio.c | 97 data = kvm_mmio_read_buf(run->mmio.data, len); in kvm_handle_mmio_return()
108 trace_kvm_mmio(KVM_TRACE_MMIO_READ, len, run->mmio.phys_addr, in kvm_handle_mmio_return()
177 run->mmio.is_write = is_write; in io_mem_abort()
178 run->mmio.phys_addr = fault_ipa; in io_mem_abort()
179 run->mmio.len = len; in io_mem_abort()
185 memcpy(run->mmio.data, data_buf, len); in io_mem_abort()
192 memcpy(run->mmio.data, data_buf, len); in io_mem_abort()
|
| /openbmc/linux/drivers/gpu/drm/i915/gvt/ |
| H A D | gvt.h | 202 struct intel_vgpu_mmio mmio; member
298 void *mmio; member
337 struct intel_gvt_mmio mmio; member
359 struct engine_mmio *mmio; member
466 (*(u32 *)(vgpu->mmio.vreg + i915_mmio_reg_offset(reg)))
468 (*(u32 *)(vgpu->mmio.vreg + (offset)))
470 (*(u64 *)(vgpu->mmio.vreg + i915_mmio_reg_offset(reg)))
472 (*(u64 *)(vgpu->mmio.vreg + (offset)))
604 gvt->mmio.mmio_attribute[offset >> 2] |= F_ACCESSED; in intel_gvt_mmio_set_accessed()
631 gvt->mmio.mmio_attribute[offset >> 2] |= F_CMD_ACCESS; in intel_gvt_mmio_set_cmd_accessible()
[all …]
|
| H A D | mmio.c | 248 void *mmio = gvt->firmware.mmio; in intel_vgpu_reset_mmio() local
251 memcpy(vgpu->mmio.vreg, mmio, info->mmio_size); in intel_vgpu_reset_mmio()
299 memcpy(vgpu->mmio.vreg, mmio, GVT_GEN8_MMIO_RESET_OFFSET); in intel_vgpu_reset_mmio()
315 vgpu->mmio.vreg = vzalloc(info->mmio_size); in intel_vgpu_init_mmio()
316 if (!vgpu->mmio.vreg) in intel_vgpu_init_mmio()
331 vfree(vgpu->mmio.vreg); in intel_vgpu_clean_mmio()
332 vgpu->mmio.vreg = NULL; in intel_vgpu_clean_mmio()
|
| /openbmc/linux/drivers/gpu/drm/msm/ |
| H A D | msm_mdss.c | 34 void __iomem *mmio; member
94 interrupts = readl_relaxed(msm_mdss->mmio + HW_INTR_STATUS); in msm_mdss_irq()
200 writel_relaxed(value, msm_mdss->mmio + UBWC_STATIC); in msm_mdss_setup_ubwc_dec_30()
211 writel_relaxed(value, msm_mdss->mmio + UBWC_STATIC); in msm_mdss_setup_ubwc_dec_40()
214 writel_relaxed(1, msm_mdss->mmio + UBWC_CTRL_2); in msm_mdss_setup_ubwc_dec_40()
218 writel_relaxed(3, msm_mdss->mmio + UBWC_CTRL_2); in msm_mdss_setup_ubwc_dec_40()
220 writel_relaxed(2, msm_mdss->mmio + UBWC_CTRL_2); in msm_mdss_setup_ubwc_dec_40()
287 readl_relaxed(msm_mdss->mmio + HW_REV)); in msm_mdss_enable()
289 readl_relaxed(msm_mdss->mmio + UBWC_DEC_HW_VERSION)); in msm_mdss_enable()
388 if (IS_ERR(msm_mdss->mmio)) in msm_mdss_init()
[all …]
|
| /openbmc/linux/drivers/ntb/hw/amd/ |
| H A D | ntb_hw_amd.h | 66 static inline u64 _read64(void __iomem *mmio) in _read64() argument
70 low = readl(mmio); in _read64()
71 high = readl(mmio + sizeof(u32)); in _read64()
82 static inline void _write64(u64 val, void __iomem *mmio) in _write64() argument
84 writel(val, mmio); in _write64()
85 writel(val >> 32, mmio + sizeof(u32)); in _write64()
|
| /openbmc/linux/drivers/video/fbdev/matrox/ |
| H A D | matroxfb_accel.c | 415 vaddr_t mmio; in matroxfb_1bpp_imageblit() local
444 mmio = minfo->mmio.vbase; in matroxfb_1bpp_imageblit()
448 mga_writel(mmio, M_FXBNDRY, fxbndry); in matroxfb_1bpp_imageblit()
449 mga_writel(mmio, M_AR0, ar0); in matroxfb_1bpp_imageblit()
450 mga_writel(mmio, M_AR3, 0); in matroxfb_1bpp_imageblit()
452 mga_writel(mmio, M_YDSTLEN | M_EXEC, ydstlen); in matroxfb_1bpp_imageblit()
453 mga_memcpy_toio(mmio, chardata, xlen); in matroxfb_1bpp_imageblit()
455 mga_writel(mmio, M_AR5, 0); in matroxfb_1bpp_imageblit()
460 mga_memcpy_toio(mmio, chardata, charcell); in matroxfb_1bpp_imageblit()
465 fb_writel((*chardata) << 24, mmio.vaddr); in matroxfb_1bpp_imageblit()
[all …]
|
| /openbmc/linux/drivers/net/wireless/mediatek/mt76/mt7915/ |
| H A D | mmio.c | 528 memcpy_fromio(buf, dev->mt76.mmio.regs + in mt7915_memcpy_fromio()
736 complete(&dev->mmio.wed_reset_complete); in mt7915_mmio_wed_reset_complete()
744 struct mtk_wed_device *wed = &dev->mt76.mmio.wed; in mt7915_mmio_wed_init()
901 spin_lock_irqsave(&mdev->mmio.irq_lock, flags); in mt7915_dual_hif_set_irq_mask()
903 mdev->mmio.irqmask &= ~clear; in mt7915_dual_hif_set_irq_mask()
904 mdev->mmio.irqmask |= set; in mt7915_dual_hif_set_irq_mask()
907 if (mtk_wed_device_active(&mdev->mmio.wed)) in mt7915_dual_hif_set_irq_mask()
908 mtk_wed_device_irq_set_mask(&mdev->mmio.wed, in mt7915_dual_hif_set_irq_mask()
909 mdev->mmio.irqmask); in mt7915_dual_hif_set_irq_mask()
944 intr &= dev->mt76.mmio.irqmask; in mt7915_irq_tasklet()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/loongson/ |
| H A D | lsdc_pixpll.c | 106 iounmap(this->mmio); in lsdc_pixel_pll_free()
122 this->mmio = ioremap(this->reg_base, this->reg_size); in lsdc_pixel_pll_setup()
123 if (!this->mmio) in lsdc_pixel_pll_setup()
128 iounmap(this->mmio); in lsdc_pixel_pll_setup()
255 dst->d = readq(this->mmio); in __pixpll_rreg()
257 dst->w[0] = readl(this->mmio); in __pixpll_rreg()
258 dst->w[1] = readl(this->mmio + 4); in __pixpll_rreg()
266 writeq(src->d, this->mmio); in __pixpll_wreg()
268 writel(src->w[0], this->mmio); in __pixpll_wreg()
269 writel(src->w[1], this->mmio + 4); in __pixpll_wreg()
|
| /openbmc/libmctp/tests/ |
| H A D | test_astlpc.c | 72 *val = (*mmio->kcs)[reg]; in mctp_astlpc_mmio_kcs_read()
100 regp = &(*mmio->kcs)[reg]; in mctp_astlpc_mmio_kcs_write()
185 ep->mmio.kcs = kcs; in endpoint_init()
382 mmio.kcs = &kcs; in astlpc_test_host_before_bmc()
571 ctx.bmc.mmio.bmc = true; in astlpc_test_simple_indirect_message_bmc_to_host()
574 ctx.bmc.mmio.kcs = &kcs; in astlpc_test_simple_indirect_message_bmc_to_host()
583 ctx.host.mmio.bmc = false; in astlpc_test_simple_indirect_message_bmc_to_host()
586 ctx.host.mmio.kcs = &kcs; in astlpc_test_simple_indirect_message_bmc_to_host()
981 host.mmio.kcs = &kcs; in astlpc_test_buffers_bad_host_init()
982 host.mmio.bmc = false; in astlpc_test_buffers_bad_host_init()
[all …]
|
| /openbmc/linux/drivers/ntb/hw/intel/ |
| H A D | ntb_hw_gen3.h | 94 static inline u64 gen3_db_ioread(const void __iomem *mmio) in gen3_db_ioread() argument
96 return ioread64(mmio); in gen3_db_ioread()
99 static inline void gen3_db_iowrite(u64 bits, void __iomem *mmio) in gen3_db_iowrite() argument
101 iowrite64(bits, mmio); in gen3_db_iowrite()
|
| /openbmc/u-boot/arch/riscv/dts/ |
| H A D | ae350_32.dts | 153 compatible = "virtio,mmio";
160 compatible = "virtio,mmio";
167 compatible = "virtio,mmio";
174 compatible = "virtio,mmio";
181 compatible = "virtio,mmio";
188 compatible = "virtio,mmio";
195 compatible = "virtio,mmio";
202 compatible = "virtio,mmio";
|
| /openbmc/linux/arch/arc/boot/dts/ |
| H A D | haps_hs.dts | 70 compatible = "virtio,mmio";
76 compatible = "virtio,mmio";
82 compatible = "virtio,mmio";
88 compatible = "virtio,mmio";
94 compatible = "virtio,mmio";
|
| /openbmc/linux/drivers/i2c/busses/ |
| H A D | i2c-amd-mp2-pci.c | 97 memcpy_toio(privdata->mmio + AMD_C2P_MSG2, in amd_mp2_rw()
103 privdata->mmio + AMD_C2P_MSG2); in amd_mp2_rw()
154 privdata->mmio + AMD_C2P_MSG2, in __amd_mp2_process_event()
216 reg = privdata->mmio + ((bus_id == 0) ? in amd_mp2_irq_isr()
221 writel(0, privdata->mmio + AMD_P2C_MSG_INTEN); in amd_mp2_irq_isr()
230 val = readl(privdata->mmio + AMD_P2C_MSG_INTEN); in amd_mp2_irq_isr()
232 writel(0, privdata->mmio + AMD_P2C_MSG_INTEN); in amd_mp2_irq_isr()
282 writel(0, privdata->mmio + reg); in amd_mp2_clear_reg()
285 writel(0, privdata->mmio + reg); in amd_mp2_clear_reg()
306 privdata->mmio = pcim_iomap_table(pci_dev)[2]; in amd_mp2_pci_init()
[all …]
|
| /openbmc/linux/drivers/bcma/ |
| H A D | host_soc.c | 175 bus->mmio = ioremap(BCMA_ADDR_BASE, BCMA_CORE_SIZE * 1); in bcma_host_soc_register()
176 if (!bus->mmio) in bcma_host_soc_register()
197 iounmap(bus->mmio); in bcma_host_soc_init()
218 bus->mmio = of_iomap(np, 0); in bcma_host_soc_probe()
219 if (!bus->mmio) in bcma_host_soc_probe()
239 iounmap(bus->mmio); in bcma_host_soc_probe()
248 iounmap(bus->mmio); in bcma_host_soc_remove()
|