Home
last modified time | relevance | path

Searched full:hsio (Results 1 – 25 of 34) sorted by relevance

12

/openbmc/linux/Documentation/devicetree/bindings/soc/imx/
H A Dfsl,imx8mp-hsio-blk-ctrl.yaml4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx8mp-hsio-blk-ctrl.yaml#
7 title: NXP i.MX8MP HSIO blk-ctrl
13 The i.MX8MP HSIO blk-ctrl is a top-level peripheral providing access to
15 (USB an PCIe) peripherals located in the HSIO domain of the SoC.
20 - const: fsl,imx8mp-hsio-blk-ctrl
80 compatible = "fsl,imx8mp-hsio-blk-ctrl", "syscon";
/openbmc/u-boot/drivers/net/mscc_eswitch/
H A Dluton_switch.c169 HSIO, enumerator
409 priv->regs[HSIO] + HSIO_MCB_SERDES6G_CFG); in serdes6g_write()
412 data = readl(priv->regs[HSIO] + HSIO_MCB_SERDES6G_CFG); in serdes6g_write()
422 priv->regs[HSIO] + HSIO_RCOMP_CFG_CFG0); in serdes6g_cfg()
424 while (readl(priv->regs[HSIO] + HSIO_RCOMP_STATUS) & in serdes6g_cfg()
433 priv->regs[HSIO] + HSIO_SERDES6G_ANA_CFG_OB_CFG); in serdes6g_cfg()
436 priv->regs[HSIO] + HSIO_SERDES6G_ANA_CFG_OB_CFG1); in serdes6g_cfg()
442 priv->regs[HSIO] + HSIO_SERDES6G_ANA_CFG_IB_CFG); in serdes6g_cfg()
449 priv->regs[HSIO] + HSIO_SERDES6G_ANA_CFG_IB_CFG1); in serdes6g_cfg()
454 priv->regs[HSIO] + HSIO_SERDES6G_ANA_CFG_DES_CFG); in serdes6g_cfg()
[all …]
H A Docelot_switch.c102 HSIO, enumerator
458 { HSIO, "hsio" }, in ocelot_probe()
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dintel,combo-phy.yaml56 intel,hsio:
60 - description: phandle to HSIO registers
62 description: HSIO registers handle and ComboPhy instance id on NOC
84 - intel,hsio
106 intel,hsio = <&hsiol 0>;
H A Dphy-tegra194-p2u.yaml13 Tegra194 has two PHY bricks namely HSIO (High Speed IO) and NVHS (NVIDIA High
15 Tegra234 has three PHY bricks namely HSIO, NVHS and GBE (Gigabit Ethernet)
18 interface and PHY of HSIO/NVHS/GBE bricks. Each P2U instance represents one
H A Dmscc,vsc7514-serdes.yaml14 On Microsemi Ocelot, there is a handful of registers in HSIO address
29 This is a child of the HSIO syscon ("mscc,ocelot-hsio", see
H A Dmicrochip,lan966x-serdes.yaml34 - description: HSIO registers
/openbmc/linux/Documentation/devicetree/bindings/mips/
H A Dmscc.txt45 o HSIO regs:
47 The SoC has a few registers (HSIO) handling miscellaneous functionalities:
52 - compatible: Should be "mscc,ocelot-hsio", "syscon", "simple-mfd"
57 compatible = "mscc,ocelot-hsio", "syscon", "simple-mfd";
/openbmc/linux/drivers/net/ethernet/mscc/
H A Docelot_vsc7514.c241 struct regmap *hsio; in mscc_ocelot_probe() local
297 hsio = syscon_regmap_lookup_by_compatible("mscc,ocelot-hsio"); in mscc_ocelot_probe()
298 if (IS_ERR(hsio)) { in mscc_ocelot_probe()
299 dev_err(&pdev->dev, "missing hsio syscon\n"); in mscc_ocelot_probe()
300 err = PTR_ERR(hsio); in mscc_ocelot_probe()
304 ocelot->targets[HSIO] = hsio; in mscc_ocelot_probe()
/openbmc/linux/drivers/phy/microchip/
H A Dlan966x_serdes_regs.h17 /* HSIO:SD:SD_CFG */
110 /* HSIO:SD:MPLL_CFG */
137 /* HSIO:SD:SD_STAT */
164 /* HSIO:HW_CFGSTAT:HW_CFG */
209 /* HSIO:HW_CFGSTAT:RGMII_CFG */
230 /* HSIO:HW_CFGSTAT:DLL_CFG */
/openbmc/u-boot/arch/x86/cpu/broadwell/
H A Dme.c27 /* Query for HSIO version, overloads H_GS and HFS */ in intel_me_hsio_version()
43 /* HSIO version should be in HFS_5 */ in intel_me_hsio_version()
48 debug("ME: HSIO Version : %d (CRC 0x%04x)\n", in intel_me_hsio_version()
H A Dsdram.c211 /* Save ME HSIO version */ in dram_init()
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dfsl,imx8mp-dwc3.yaml19 - description: Address and length of the register set for HSIO Block Control
44 - description: system hsio root clock.
49 - const: hsio
108 clock-names = "hsio", "suspend";
/openbmc/linux/tools/perf/pmu-events/arch/arm64/freescale/imx8mp/sys/
H A Dmetrics.json275 "BriefDescription": "bytes of hsio usb1 read from ddr",
283 "BriefDescription": "bytes of hsio usb1 write to ddr",
291 "BriefDescription": "bytes of hsio usb2 read from ddr",
299 "BriefDescription": "bytes of hsio usb2 write to ddr",
307 "BriefDescription": "bytes of hsio pci read from ddr",
315 "BriefDescription": "bytes of hsio pci write to ddr",
/openbmc/linux/drivers/usb/dwc3/
H A Ddwc3-imx8mp.c181 dwc3_imx->hsio_clk = devm_clk_get(dev, "hsio"); in dwc3_imx8mp_probe()
184 dev_err(dev, "Failed to get hsio clk, err=%d\n", err); in dwc3_imx8mp_probe()
190 dev_err(dev, "Failed to enable hsio clk, err=%d\n", err); in dwc3_imx8mp_probe()
/openbmc/linux/drivers/mfd/
H A Docelot-core.c136 DEFINE_RES_REG_NAMED(VSC7512_HSIO_RES_START, VSC7512_HSIO_RES_SIZE, "hsio"),
141 DEFINE_RES_REG_NAMED(VSC7512_HSIO_RES_START, VSC7512_HSIO_RES_SIZE, "hsio"),
/openbmc/linux/arch/mips/boot/dts/mscc/
H A Docelot.dtsi269 hsio: syscon@10d0000 { label
270 compatible = "mscc,ocelot-hsio", "syscon", "simple-mfd";
/openbmc/linux/drivers/ata/
H A Dahci_imx.c46 /* IMX8QM HSIO AHCI definitions */
457 /* configure the hsio for sata */ in imx8_sata_enable()
487 /* The link of the PCIEA of HSIO is down */ in imx8_sata_enable()
498 /* The link of the PCIEB of HSIO is down */ in imx8_sata_enable()
507 /* The links of both PCIA and PCIEB of HSIO are down */ in imx8_sata_enable()
1007 syscon_regmap_lookup_by_phandle(np, "hsio"); in imx8_sata_probe()
/openbmc/linux/drivers/interconnect/imx/
H A Dimx8mm.c59 /* HSIO */
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dimx8qxp-lpcg.yaml40 - fsl,imx8qxp-lpcg-hsio
/openbmc/u-boot/arch/mips/dts/
H A Dmscc,ocelot.dtsi137 reg-names = "sys", "rew", "qs", "hsio", "port0",
H A Dmscc,luton.dtsi134 "sys", "ana", "rew", "gcb", "qs", "hsio";
/openbmc/linux/drivers/pmdomain/imx/
H A Dscu-pd.c201 /* HSIO SS */
207 { "hsio-gpio", IMX_SC_R_HSIO_GPIO, 1, false, 0 },
/openbmc/u-boot/include/dt-bindings/pinctrl/
H A Dpads-imx8qxp.h9 #define SC_P_PCIE_CTRL0_PERST_B 0 /* HSIO.PCIE0.PERST_B, LSIO.GPIO4.IO00 */
10 #define SC_P_PCIE_CTRL0_CLKREQ_B 1 /* HSIO.PCIE0.CLKREQ_B, LSIO.GPIO4.IO01 */
11 #define SC_P_PCIE_CTRL0_WAKE_B 2 /* HSIO.PCIE0.WAKE_B, LSIO.GPIO4.IO02 */
/openbmc/linux/drivers/phy/intel/
H A Dphy-intel-lgm-combo.c462 ret = fwnode_property_get_reference_args(fwnode, "intel,hsio", NULL, 1, in intel_cbphy_fwnode_parse()

12