| /openbmc/linux/tools/testing/selftests/bpf/progs/ |
| H A D | cpumask_success.c | 27 struct bpf_cpumask *mask1, *mask2, *mask3, *mask4; in create_cpumask_set() local
181 struct bpf_cpumask *mask1, *mask2; in BPF_PROG() local
245 struct bpf_cpumask *mask1, *mask2, *dst1, *dst2; in BPF_PROG() local
292 struct bpf_cpumask *mask1, *mask2, *dst1, *dst2; in BPF_PROG() local
334 struct bpf_cpumask *mask1, *mask2, *dst1, *dst2; in BPF_PROG() local
467 struct bpf_cpumask *mask1, *mask2; in BPF_PROG() local
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/ |
| H A D | dc_helper.c | 110 uint8_t shift1, uint32_t mask1, uint32_t field_value1, in set_reg_field_values()
225 uint8_t shift1, uint32_t mask1, uint32_t field_value1, in generic_reg_update_ex()
253 uint8_t shift1, uint32_t mask1, uint32_t field_value1, in generic_reg_set_ex()
289 uint8_t shift1, uint32_t mask1, uint32_t *field_value1, in generic_reg_get2()
299 uint8_t shift1, uint32_t mask1, uint32_t *field_value1, in generic_reg_get3()
311 uint8_t shift1, uint32_t mask1, uint32_t *field_value1, in generic_reg_get4()
325 uint8_t shift1, uint32_t mask1, uint32_t *field_value1, in generic_reg_get5()
341 uint8_t shift1, uint32_t mask1, uint32_t *field_value1, in generic_reg_get6()
359 uint8_t shift1, uint32_t mask1, uint32_t *field_value1, in generic_reg_get7()
542 uint8_t shift1, uint32_t mask1, uint32_t field_value1, in generic_indirect_reg_update_ex()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dmub/src/ |
| H A D | dmub_reg.c | 45 uint32_t mask1, uint32_t field_value1, in set_reg_field_values()
73 uint32_t mask1, uint32_t field_value1, ...) in dmub_reg_update()
90 uint8_t shift1, uint32_t mask1, uint32_t field_value1, ...) in dmub_reg_set()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn302/ |
| H A D | irq_service_dcn302.c | 195 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
213 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn21/ |
| H A D | irq_service_dcn21.c | 215 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
229 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn314/ |
| H A D | irq_service_dcn314.c | 210 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
224 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn31/ |
| H A D | irq_service_dcn31.c | 208 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
222 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn32/ |
| H A D | irq_service_dcn32.c | 209 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
223 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn30/ |
| H A D | irq_service_dcn30.c | 220 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
234 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/u-boot/arch/arm/mach-mvebu/ |
| H A D | efuse.c | 69 struct efuse_val *new_val, u32 mask0, u32 mask1) in do_prog_efuse()
94 static int prog_efuse(int nr, struct efuse_val *new_val, u32 mask0, u32 mask1) in prog_efuse()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn315/ |
| H A D | irq_service_dcn315.c | 215 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
229 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/qemu/target/hppa/ |
| H A D | helper.c | 31 target_ulong mask1 = (target_ulong)-1 / 0xf; in cpu_hppa_get_psw() local
|
| /openbmc/linux/drivers/net/hamradio/ |
| H A D | hdlcdrv.c | 159 unsigned int mask1, mask2, mask3, mask4, mask5, mask6, word; in hdlcdrv_receiver() local
255 unsigned int mask1, mask2, mask3; in hdlcdrv_transmitter() local
|
| /openbmc/linux/arch/mips/sgi-ip27/ |
| H A D | ip27-nmi.c | 134 u64 mask0, mask1, pend0, pend1; in nmi_dump_hub_irq() local
|
| /openbmc/linux/lib/ |
| H A D | cpumask_kunit.c | 26 #define EXPECT_FOR_EACH_CPU_OP_EQ(test, op, mask1, mask2) \ argument
|
| /openbmc/linux/include/linux/ |
| H A D | cpumask.h | 332 #define for_each_cpu_and(cpu, mask1, mask2) \ argument
350 #define for_each_cpu_andnot(cpu, mask1, mask2) \ argument
367 #define for_each_cpu_or(cpu, mask1, mask2) \ argument
758 #define cpumask_any_and(mask1, mask2) cpumask_first_and((mask1), (mask2)) argument
|
| /openbmc/linux/arch/alpha/kernel/ |
| H A D | sys_rawhide.c | 102 unsigned int mask, mask1, hose; in rawhide_mask_and_ack_irq() local
|
| H A D | sys_titan.c | 69 unsigned long mask0, mask1, mask2, mask3, dummy; in titan_update_irq_hw() local
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dce120/ |
| H A D | irq_service_dce120.c | 103 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn303/ |
| H A D | irq_service_dcn303.c | 119 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn10/ |
| H A D | irq_service_dcn10.c | 200 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn20/ |
| H A D | irq_service_dcn20.c | 205 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn201/ |
| H A D | irq_service_dcn201.c | 152 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
|
| /openbmc/linux/drivers/media/test-drivers/vidtv/ |
| H A D | vidtv_pes.c | 88 u64 mask1; in vidtv_pes_write_pts_dts() local
|
| /openbmc/linux/drivers/soc/fsl/qe/ |
| H A D | gpio.c | 241 u32 mask1 = 1 << (QE_PIO_PINS - (pin + 1)); in qe_pin_set_dedicated() local
|