Home
last modified time | relevance | path

Searched defs:div1 (Results 1 – 25 of 30) sorted by relevance

12

/openbmc/u-boot/arch/arm/mach-sunxi/
H A Dclock_sun8i_a83t.c111 unsigned int div1 = 0, div2 = 0; in clock_set_pll5() local
130 int div1 = ((rval & CCM_PLL6_CTRL_DIV1_MASK) >> in clock_get_pll6() local
H A Dclock_sun50i_h6.c88 int div1 = ((rval & CCM_PLL6_CTRL_DIV1_MASK) >> in clock_get_pll6() local
/openbmc/linux/drivers/clk/uniphier/
H A Dclk-uniphier.h110 #define UNIPHIER_CLK_DIV2(parent, div0, div1) \ argument
114 #define UNIPHIER_CLK_DIV3(parent, div0, div1, div2) \ argument
118 #define UNIPHIER_CLK_DIV4(parent, div0, div1, div2, div3) \ argument
122 #define UNIPHIER_CLK_DIV5(parent, div0, div1, div2, div3, div4) \ argument
/openbmc/u-boot/drivers/clk/
H A Dclk_zynq.c227 u32 clk_ctrl, div0, div1; in zynq_clk_get_dci_rate() local
244 u32 div1 = 1; in zynq_clk_get_peripheral_rate() local
289 u32 *div0, u32 *div1) in zynq_clk_calc_peripheral_two_divs()
318 u32 clk_ctrl, div0 = 0, div1 = 0; in zynq_clk_set_peripheral_rate() local
H A Dclk_zynqmp.c420 u32 div1 = 1; in zynqmp_clk_get_peripheral_rate() local
455 u32 div1 = 1; in zynqmp_clk_get_wdt_rate() local
495 u32 *div0, u32 *div1) in zynqmp_clk_calc_peripheral_two_divs()
524 u32 clk_ctrl, div0 = 0, div1 = 0; in zynqmp_clk_set_peripheral_rate() local
/openbmc/linux/arch/microblaze/lib/
H A Dmodsi3.S39 div1: label
H A Dudivsi3.S53 div1: label
H A Dumodsi3.S55 div1: label
H A Ddivsi3.S39 div1: label
/openbmc/linux/drivers/clk/
H A Dclk-vt8500.c456 int div1, div2; in wm8750_find_pll_bits() local
504 int div1, div2; in wm8850_find_pll_bits() local
550 u32 filter, mul, div1, div2; in vtwm_pll_set_rate() local
601 u32 filter, mul, div1, div2; in vtwm_pll_round_rate() local
/openbmc/qemu/tests/tcg/mips/user/isa/r5900/
H A Dtest_r5900_div1.c11 static struct quotient_remainder div1(int32_t rs, int32_t rt) in div1() function
/openbmc/linux/drivers/clk/samsung/
H A Dclk-cpu.h28 unsigned long div1; member
H A Dclk-cpu.c155 unsigned long div0, div1 = 0, mux_reg; in exynos_cpuclk_pre_rate_change() local
283 unsigned long div0, div1 = 0, mux_reg; in exynos5433_cpuclk_pre_rate_change() local
/openbmc/u-boot/arch/arm/mach-s5pc1xx/include/mach/
H A Dclock.h29 unsigned int div1; member
65 unsigned int div1; member
/openbmc/linux/drivers/media/tuners/
H A Dmt2131.c89 u32 div1, num1, div2, num2; in mt2131_set_params() local
H A Dmt2060.c196 u32 div1,num1,div2,num2; in mt2060_set_params() local
/openbmc/linux/drivers/i2c/busses/
H A Di2c-s3c2410.c796 unsigned int *div1, unsigned int *divs) in s3c24xx_i2c_calcdivisor()
829 unsigned int divs, div1; in s3c24xx_i2c_clockrate() local
H A Di2c-sprd.c339 u32 div1 = I2C_ADDR_DVD1_CALC(high, low); in sprd_i2c_set_clk() local
/openbmc/linux/drivers/clk/imx/
H A Dclk-composite-8m.c54 int div1, div2; in imx8m_clk_composite_compute_dividers() local
/openbmc/linux/drivers/spi/
H A Dspi-omap-uwire.c314 int div1; in uwire_setup_transfer() local
/openbmc/u-boot/arch/arm/mach-keystone/include/mach/
H A Dclock_defs.h21 u32 div1; /* 18 */ member
/openbmc/linux/drivers/clk/x86/
H A Dclk-cgu.c395 unsigned int div0, div1, exdiv; in lgm_clk_ddiv_recalc_rate() local
/openbmc/linux/drivers/media/dvb-frontends/
H A Dstb0899_algo.c1274 int div1, div2, rem1, rem2; in stb0899_dvbs2_get_srate() local
/openbmc/linux/sound/soc/codecs/
H A Dda7210.c214 u8 div1; member
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/engine/disp/
H A Dgf119.c290 u32 div1 = sor->asy.link == 3; in gf119_sor_clock() local

12