Home
last modified time | relevance | path

Searched defs:_reg (Results 51 – 75 of 167) sorted by relevance

1234567

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt8173-apmixedsys.c24 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
44 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
H A Dclk-mt8183-apmixedsys.c54 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
81 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
H A Dclk-mt8173-topckgen.c22 #define TOP_MUX_GATE_NOSR(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
27 #define TOP_MUX_GATE(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
H A Dclk-mt8192-apmixedsys.c35 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
63 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
H A Dclk-mt8195-apusys_pll.c28 #define PLL(_id, _name, _reg, _pwr_reg, _pd_reg, _pcw_reg) { \ argument
H A Dclk-mt8135-apmixedsys.c20 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, _pd_shift, _tuner_reg,… argument
H A Dclk-mt7629.c23 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
44 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
/openbmc/linux/drivers/gpio/
H A Dgpio-max77650.c29 #define MAX77650_GPIO_DIR_BITS(_reg) \ argument
31 #define MAX77650_GPIO_INVAL_BITS(_reg) \ argument
/openbmc/linux/sound/soc/mediatek/mt8188/
H A Dmt8188-audsys-clk.c28 #define GATE_AFE_FLAGS(_id, _name, _parent, _reg, _bit, _flags, _cgflags) {\ argument
38 #define GATE_AFE(_id, _name, _parent, _reg, _bit) \ argument
/openbmc/linux/sound/soc/mediatek/mt8195/
H A Dmt8195-audsys-clk.c28 #define GATE_AFE_FLAGS(_id, _name, _parent, _reg, _bit, _flags, _cgflags) {\ argument
38 #define GATE_AFE(_id, _name, _parent, _reg, _bit) \ argument
/openbmc/u-boot/drivers/reset/
H A Dreset-uniphier.c27 #define UNIPHIER_RESET(_id, _reg, _bit) \ argument
34 #define UNIPHIER_RESETX(_id, _reg, _bit) \ argument
/openbmc/linux/drivers/clk/sunxi-ng/
H A Dccu_phase.h20 #define SUNXI_CCU_PHASE(_struct, _name, _parent, _reg, _shift, _width, _flags) \ argument
H A Dccu_sdm.h42 _reg, _reg_enable) \ argument
H A Dccu_nk.h33 #define SUNXI_CCU_NK_WITH_GATE_LOCK_POSTDIV(_struct, _name, _parent, _reg, \ argument
/openbmc/linux/drivers/gpu/drm/i915/
H A Di915_cmd_parser.c581 #define REG32(_reg, ...) \ argument
584 #define REG32_IDX(_reg, idx) \ argument
594 #define REG64(_reg) \ argument
598 #define REG64_IDX(_reg, idx) \ argument
602 #define REG64_BASE_IDX(_reg, base, idx) \ argument
/openbmc/linux/drivers/net/wireless/ath/
H A Dhw.c24 #define REG_WRITE(_ah, _reg, _val) (common->ops->write)(_ah, _val, _reg) argument
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mtk.h113 #define MUX_GATE_FLAGS(_id, _parents, _reg, _shift, _width, _gate, \ argument
126 #define MUX_GATE(_id, _parents, _reg, _shift, _width, _gate) \ argument
129 #define MUX(_id, _parents, _reg, _shift, _width) { \ argument
/openbmc/linux/drivers/gpu/drm/i915/gvt/
H A Dreg.h79 #define REG_50080_TO_PIPE(_reg) ({ \ argument
86 #define REG_50080_TO_PLANE(_reg) ({ \ argument
/openbmc/linux/arch/sh/kernel/cpu/sh4a/
H A Dclock-sh7366.c108 #define DIV4(_reg, _bit, _mask, _flags) \ argument
128 #define MSTP(_parent, _reg, _bit, _flags) \ argument
H A Dclock-sh7343.c105 #define DIV4(_reg, _bit, _mask, _flags) \ argument
125 #define MSTP(_parent, _reg, _bit, _flags) \ argument
/openbmc/linux/drivers/irqchip/
H A Dirq-madera.c22 #define MADERA_IRQ(_irq, _reg) \ argument
/openbmc/linux/drivers/reset/
H A Dreset-uniphier.c27 #define UNIPHIER_RESET(_id, _reg, _bit) \ argument
34 #define UNIPHIER_RESETX(_id, _reg, _bit) \ argument
/openbmc/qemu/hw/vfio/
H A Ddisplay.c29 #define pread_field(_fd, _reg, _ptr, _fld) \ argument
34 #define pwrite_field(_fd, _reg, _ptr, _fld) \ argument
/openbmc/linux/drivers/clk/mvebu/
H A Darmada-37xx-periph.c159 #define PERIPH_DIV(_name, _reg, _shift, _table) \ argument
169 #define PERIPH_PM_CPU(_name, _shift1, _reg, _shift2) \ argument
186 #define PERIPH_CLK_FULL(_name, _bit, _shift, _reg, _shift1, _table) \ argument
191 #define PERIPH_CLK_GATE_DIV(_name, _bit, _reg, _shift, _table) \ argument
/openbmc/linux/arch/powerpc/kernel/ptrace/
H A Dptrace.c386 #define CHECK_REG(_pt, _reg) \ in pt_regs_check() argument

1234567