| /openbmc/u-boot/board/freescale/corenet_ds/ |
| H A D | p4080ds_ddr.c | 101 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
133 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
165 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
197 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
229 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
261 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
293 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
325 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
|
| /openbmc/u-boot/board/freescale/bsc9132qds/ |
| H A D | spl_minimal.c | 38 __raw_writel(CONFIG_SYS_DDR_TIMING_4_800, &ddr->timing_cfg_4); in sdram_init()
58 __raw_writel(CONFIG_SYS_DDR_TIMING_4_1333, &ddr->timing_cfg_4); in sdram_init()
|
| H A D | ddr.c | 35 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
62 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
|
| /openbmc/u-boot/board/freescale/p1010rdb/ |
| H A D | ddr.c | 38 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
65 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
|
| /openbmc/u-boot/board/freescale/p1_twr/ |
| H A D | ddr.c | 44 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4, in fixed_sdram()
|
| /openbmc/u-boot/board/freescale/ls1043ardb/ |
| H A D | ddr.h | 87 .timing_cfg_4 = 0x00000002,
|
| /openbmc/u-boot/drivers/ddr/fsl/ |
| H A D | arm_ddr_gen3.c | 107 ddr_out32(&ddr->timing_cfg_4, regs->timing_cfg_4); in fsl_ddr_set_memctl_regs()
|
| H A D | mpc85xx_ddr_gen3.c | 130 out_be32(&ddr->timing_cfg_4, regs->timing_cfg_4); in fsl_ddr_set_memctl_regs()
|
| H A D | fsl_ddr_gen4.c | 159 ddr_out32(&ddr->timing_cfg_4, regs->timing_cfg_4); in fsl_ddr_set_memctl_regs()
|
| H A D | ctrl_regs.c | 1937 ddr->timing_cfg_4 = (0 in set_timing_cfg_4()
1945 debug("FSLDDR: timing_cfg_4 = 0x%08x\n", ddr->timing_cfg_4); in set_timing_cfg_4()
|
| H A D | interactive.c | 658 CFG_REGS(timing_cfg_4), in print_fsl_memctl_config_regs()
749 CFG_REGS(timing_cfg_4), in fsl_ddr_regs_edit()
|
| /openbmc/u-boot/board/freescale/bsc9131rdb/ |
| H A D | spl_minimal.c | 45 __raw_writel(CONFIG_SYS_DDR_TIMING_4, &ddr->timing_cfg_4); in sdram_init()
|
| H A D | ddr.c | 36 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
|
| /openbmc/u-boot/board/Arcturus/ucp1020/ |
| H A D | ddr.c | 104 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4, in fixed_sdram()
|
| /openbmc/u-boot/board/freescale/ls1021aiot/ |
| H A D | ls1021aiot.c | 60 out_be32(&ddr->timing_cfg_4, DDR_TIMING_CFG_4); in ddrmc_init()
|
| /openbmc/u-boot/board/freescale/p1_p2_rdb_pc/ |
| H A D | ddr.c | 236 .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4, in fixed_sdram()
|
| /openbmc/u-boot/include/ |
| H A D | fsl_immap.h | 50 u32 timing_cfg_4; /* SDRAM Timing Configuration 4 */ member
|
| H A D | fsl_ddr_sdram.h | 277 unsigned int timing_cfg_4; member
|
| /openbmc/u-boot/board/freescale/mpc8569mds/ |
| H A D | mpc8569mds.c | 251 out_be32(&ddr->timing_cfg_4, CONFIG_SYS_DDR_TIMING_4); in fixed_sdram()
|
| /openbmc/u-boot/board/freescale/ls1021atwr/ |
| H A D | ls1021atwr.c | 152 out_be32(&ddr->timing_cfg_4, DDR_TIMING_CFG_4); in ddrmc_init()
|